NDLI: Minimization of multiple-valued input multi-output mixed-radix exclusive sums of products for incompletely specified Boolean functions

Please wait, while we are loading the content...

2015 IEEE International Symposium on Multiple-Valued Logic

2014 IEEE 44th International Symposium on Multiple-Valued Logic

2013 IEEE 43rd International Symposium on Multiple-Valued Logic

2012 IEEE 42nd International Symposium on Multiple-Valued Logic

2011 41st IEEE International Symposium on Multiple-Valued Logic

2010 40th IEEE International Symposium on Multiple-Valued Logic

2009 39th International Symposium on Multiple-Valued Logic

38th International Symposium on Multiple Valued Logic (ismvl 2008)

37th International Symposium on Multiple-Valued Logic (ISMVL'07)

36th International Symposium on Multiple-Valued Logic (ISMVL'06)

35th International Symposium on Multiple-Valued Logic (ISMVL'05)

Proceedings. 34th International Symposium on Multiple-Valued Logic

33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings.

Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic

Proceedings 31st IEEE International Symposium on Multiple-Valued Logic

Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)

Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329)

Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138)

Proceedings 1997 27th International Symposium on Multiple- Valued Logic

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96)

Proceedings 25th International Symposium on Multiple-Valued Logic

Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94)

[1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic

[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic

[1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic

Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic

Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic (Cat. No.89CH2751-6)

Reasoning about digital systems

Classification and basis enumeration of the algebras for partial functions: P/sub 2/ and P/sub 2l/

Representation theorem of Ockham algebras

Medium modal logic-formal system and semantics

Flexible implication operators in fuzzy reasoning

lambda =paramodulation in operator logic

Fuzzy reasoning with fuzzy quantifiers

Programmable realization of multi-valued multi-threshold functions using CCDs

A CMOS quaternary latch

An investigation into quaternary CMOS full-adder based on transmission function theory

On the reliability of the predical calculus system (MF) of medium logic

The non-increment of Minkovski distance of propositional connectives in system MP

The Gentzen system of medium logic

Modelling valued preference relations

Ternary cyclic AN codes for burst error correction

Ternary logic circuit for error detection and error correction

The spectral technique in controllability/observability measures of digital circuits

Characterization of (t/sup 1//t/sup 1/2/)/s diagnosability

Application of window comparator to majority operation

The study of ternary shift register sequence

Synthesis of binary-ternary mixed-valued sequential machine

A P-ternary threshold element network-an application of ternary logic to a neural system treating ambiguity

Lattice valued pair-lattice valued logic theory and its applications to AI

Categoricity theory for lattice-valued model theory

Lattice valued model theory and its forcing

Scales in 'Zhou Yi' and 'Tai Xuan'

VLSI chip-architecture selection using reasoning based on fuzzy logic

Foundations of fuzzy logic programming and debugging

A new method for approximate reasoning

The design of the high speed A/D converter by using multi-valued logic

A programmable switched-capacitor circuit for multivalued-to-binary and binary-to-multivalued conversions

Switched capacitor circuits in the implementation of multiple-valued logic

Hardware implementations of inference mechanisms in expert systems using continuous logic

Essentially minimal TC-clones on three-element base set

Some brief considerations on the associativity degree of binary operators

A proof of an omitting types theorem in lattice valued model theory

Lattice-valued logic and lattice-valued information theory

The interpretation of fuzzy reasoning in operator fuzzy logic

A sufficient and necessary condition for fuzz functions to be Zadeh type functions

Fuzzy reasoning is the inverse of fuzzy implication

Minimization of multiple-valued input multi-output mixed-radix exclusive sums of products for incompletely specified Boolean functions

Application of multiple-valued logic to a serial decomposition of PLAs

Prime and non-prime implicants in the minimization of multiple-valued logic functions

An improved m-valued carry look-ahead adder

On basic groups in partial many-valued logics

Medium algebra MA and medium propositional calculus MP*

On the application perspective of medium logic calculus (ML) and medium axiomatic set theory (MS)

Medium algebras

Analysis of code correlation for the quaternary-DES algorithm

Society diagnosis. IV. Local reasoning, global reasoning and diagnosis algorithms

A multiple-valued algebra for modeling MOS VLSI circuits at switch-level

A boundary scan architecture using multiple-valued logic

Comparison of binary full adder and quaternary signed-digit full adder using high-speed ECL

A CMOS binary adder using a quaternary ganged-logic internal node

Design of a highly parallel set logic network based on a bio-device model

A new current-mode multi-valued storage circuit

Probabilistic approaches to non-monotonic reasoning

The probabilistic foundations of logic

Lattice-valued logic, intelligent mathematics and their applications

Many-valued computational logics

On the characterization of the Fourier spectra of functions defined on an Abelian group

On functions with flat Chrestenson spectra

On the orthogonal transforms in multiple-valued logic spectral approach

Analysis of mosaics by means of the Chrestenson and Zhang-Hartley transforms

S-bases of Boolean functions under several functional constructions

High order multiple-valued sequential logical circuit

A necessary and sufficient condition for multiple-valued logical functions representable by AND, OR, NOT, constants, variables and determination of their logical formulae

Chain-based Ockham algebras

[1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic

Minimization of multiple-valued input multi-output mixed-radix exclusive sums of products for incompletely specified Boolean functions

Content Provider	IEEE Xplore Digital Library
Author	Perkowski, M. Helliwell, M. Wu, P.
Copyright Year	1989
Description	Author affiliation: Dept. of Electr. Eng., Portland State Univ., OR, USA (Perkowski, M.; Helliwell, M.; Wu, P.)
Abstract	The concept of a mixed-radix multiple-valued input exclusive sum of products (MRESP) is presented, and some possible circuit realizations for the concept are discussed. The algorithm starts from a Boolean function and generates an approximate MRESP form and the appropriate multioutput circuit. Such circuits can have smaller complexity than the EXOR forms with mixed polarity, the PLAs with decoders, and the networks with two-variable function generators. They are also easily testable.
Starting Page	256
Ending Page	263
File Size	568030
Page Count	8
File Format	PDF
ISBN	0818619473
DOI	10.1109/ISMVL.1989.37793
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1989-05-29
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Minimization Circuit testing Boolean functions Programmable logic arrays Decoding Logic design Logic circuits Logic testing Signal generators Very large scale integration
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in