NDLI: Performance and Evaluation of Loopback Virtual Channel Router with Heterogeneous Router for On-Chip Network

Content Provider	IEEE Xplore Digital Library
Author	Daf, M.P. Saynkar, B.B.
Copyright Year	2014
Abstract	Network on Chip (NOC) is a important communication infrastructure for system on chips (SOC). Router is most important parameter of the NOC. Area and performance both play a vital role in network on chip (NOC) architecture. In this paper we implement the loop back virtual channel router by comparing the look - ahead speculative virtual channel and baseline router architecture. In this implemented loopback virtual channel router, if there is a request to a busy buffer, the router will store incoming packet in any other suitable free buffer in the router. This router will be complete a look-back operation before entering a wait state. Goal of this architecture is to achieve better performance for area and latency with the help of various simulations. The architecture will be developed and simulated using hardware description language (HDL) and synthesize on the FPGA kit using Xilinx ISE.
Sponsorship	IEEE Comput. Soc.
Starting Page	1065
Ending Page	1069
File Size	380858
Page Count	5
File Format	PDF
e-ISBN	9781479930708
DOI	10.1109/CSNT.2014.217
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-04-07
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System on chips (SOC) Simulation Look - ahead speculative router Ports (Computers) Switches Computer architecture Network on Chip (NOC) Routing System-on-chip Resource management
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Loopback Virtual Channel Router Architecture for Network on Chip

Design and evaluation of virtual channel router for mesh-of-grid based NoC

Area and power efficient network on chip router architecture

Low-latency power-efficient adaptive router design for network-on-chip

The Performance Evaluation of Link-Sharing Method of Buffer in NoC Router

Low-overhead Routing Algorithm for 3D Network-on-Chip

LA-XYZ: Low Latency, High Throughput Look-Ahead Routing Algorithm for 3D Network-on-Chip (3D-NoC) Architecture

An architecture based routing for heterogeneous fat tree network on chip

Virtual Channel and Switch Allocation for Low Latency Network-on-Chip Routers

Performance and Evaluation of Loopback Virtual Channel Router with Heterogeneous Router for On-Chip Network

Similar Documents

Loopback Virtual Channel Router Architecture for Network on Chip

Design and evaluation of virtual channel router for mesh-of-grid based NoC

Area and power efficient network on chip router architecture

Low-latency power-efficient adaptive router design for network-on-chip

The Performance Evaluation of Link-Sharing Method of Buffer in NoC Router

Low-overhead Routing Algorithm for 3D Network-on-Chip

LA-XYZ: Low Latency, High Throughput Look-Ahead Routing Algorithm for 3D Network-on-Chip (3D-NoC) Architecture

An architecture based routing for heterogeneous fat tree network on chip

Virtual Channel and Switch Allocation for Low Latency Network-on-Chip Routers

Performance and Evaluation of Loopback Virtual Channel Router with Heterogeneous Router for On-Chip Network