NDLI: Some Basic Ternary Operations Using Toffoli Gates Along with the Cost of Implementation

Please wait, while we are loading the content...

2015 IEEE International Symposium on Multiple-Valued Logic

2014 IEEE 44th International Symposium on Multiple-Valued Logic

2013 IEEE 43rd International Symposium on Multiple-Valued Logic

2012 IEEE 42nd International Symposium on Multiple-Valued Logic

2011 41st IEEE International Symposium on Multiple-Valued Logic

Table of Contents

Message from the Symposium Chair

Message from the Program Chair

Program Committee

Index Generation Functions: Recent Developments

Autosymmetric Multiple-Valued Functions: Theory and Spectral Characterization

Numeric Function Generators Using Piecewise Arithmetic Expressions

Design of High Performance Quaternary Adders

A Graph-Based Approach to Designing Multiple-Valued Arithmetic Algorithms

Classification of Ternary Logic Functions by Self-Dual Equivalence Classes

Error-Correcting Decision Diagrams for Multiple-Valued Functions

A Three-Valued Approach to the Master Argument

Some Types of Filters in Hoops

Multiple-Valued Logic Networks with Regular Structure Obtained from Fast Fourier Transforms on Finite Groups

Representation of Multiple-Valued Bent Functions Using Vilenkin-Chrestenson Decision Diagrams

Weak Uninorm Based Logic and Its Filter Theory

Notes on the Exclusive Disjunction

From Truth Tables to Programming Languages: Progress in the Design of Reversible Circuits

Two-Qubit Quantum Gates to Reduce the Quantum Cost of Reversible Circuit

Fault Tolerant Computing Paradigm for Random Molecular Phenomena: Hopfield Gates and Logic Networks

Design of a Low-Energy Nonvolatile Fully-Parallel Ternary CAM Using a Two-Level Segmented Match-Line Scheme

An Error Correction Method for Binary and Multiple-Valued Logic

Mapping Decision Diagrams for Multiple-Valued Logic Functions into Threshold Logic Networks

Determining Minimized Galois Field Expressions for Ternary Functions

A Comparison of Heterogeneous Multi-valued Decision Diagram Machines for Multiple-Output Logic Functions

Information-Preserving Logic Based on Logical Reversibility to Reduce the Memory Data Transfer Bottleneck and Heat Dissipation

Answer Set Programming: A Declarative Approach to Solving Challenging Search Problems

Some Basic Ternary Operations Using Toffoli Gates Along with the Cost of Implementation

Rev-Map: A Direct Gateway from Classical Irreversible Network to Reversible Network

Maximal Centralizing Monoids and their Relation to Minimal Clones

Maximal Hyperclones Determined by Monotone Operations

On the Skipped Variables of Quantum Multiple-Valued Decision Diagrams

Designing a RISC CPU in Reversible Logic

Comparison of Influence of Two Data-Encoding Methods for Grover Algorithm on Quantum Costs

On Equational Definability of Function Classes

Galois Theory for Partial Clones and Some Relational Clones

The Lattice of the Clones of Self-Dual Functions in Three-Valued Logic

Contributions of Arto Salomaa to Multiple-Valued Logic

Invitation to Clone Theory with Partial Clones and Hyperclones

Note: Towards a Formalization of Guessing

Synthesis Techniques for Ternary Quantum Logic

Quantum Phase Estimation Using Multivalued Logic

Extending Multiple-Valued Clausal Forms with Linear Integer Arithmetic

Complementary Multiple-Valued Encoding Scheme for Interconnect-Fault-Resilient Bidirectional Asynchronous Links

Synthesis of Reversible Synchronous Counters

A Testable Realization for Decimal Multipliers

Time-Domain Multi-bit Delta\Sigma Analog-to-Digital Converter

Ultra Low-Voltage and High-Speed CMOS Full Adder Using Floating-Gates and Multiple-Valued Logic

Using Multiple-Valued Logic Decision Diagrams to Model System Threat Probabilities

A Realization Method of Forward Converters from Multiple-Precision Binary Numbers to Residue Numbers with Arbitrary Mutable Modulus

The Tensor PMV-algebra of an MV-algebra

A Survey on the Arity Gap

Recognition of Blurred Images Using Multilayer Neural Network Based on Multi-valued Neurons

Elementary Quantum Gate Realizations for Multiple-Control Toffoli Gates

Improved Complexity of Quantum Oracles for Ternary Grover Algorithm for Graph Coloring

Speed-up of Neuromorphic Adiabatic Quantum Computation by Local Adiabatic Evolution

Entropies on Bounded Lattices

On Composition-Closed Classes of Boolean Functions

Paradigms for Many-sorted Non-classical Substitutions

Publisher Information

2010 40th IEEE International Symposium on Multiple-Valued Logic

2009 39th International Symposium on Multiple-Valued Logic

38th International Symposium on Multiple Valued Logic (ismvl 2008)

37th International Symposium on Multiple-Valued Logic (ISMVL'07)

36th International Symposium on Multiple-Valued Logic (ISMVL'06)

35th International Symposium on Multiple-Valued Logic (ISMVL'05)

Proceedings. 34th International Symposium on Multiple-Valued Logic

33rd International Symposium on Multiple-Valued Logic, 2003. Proceedings.

Proceedings 32nd IEEE International Symposium on Multiple-Valued Logic

Proceedings 31st IEEE International Symposium on Multiple-Valued Logic

Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000)

Proceedings 1999 29th IEEE International Symposium on Multiple-Valued Logic (Cat. No.99CB36329)

Proceedings. 1998 28th IEEE International Symposium on Multiple- Valued Logic (Cat. No.98CB36138)

Proceedings 1997 27th International Symposium on Multiple- Valued Logic

Proceedings of 26th IEEE International Symposium on Multiple-Valued Logic (ISMVL'96)

Proceedings 25th International Symposium on Multiple-Valued Logic

Proceedings of 24th International Symposium on Multiple-Valued Logic (ISMVL'94)

[1993] Proceedings of the Twenty-Third International Symposium on Multiple-Valued Logic

[1992] Proceedings The Twenty-Second International Symposium on Multiple-Valued Logic

[1991] Proceedings of the Twenty-First International Symposium on Multiple-Valued Logic

Proceedings of the Twentieth International Symposium on Multiple-Valued Logic

Proceedings. The Nineteenth International Symposium on Multiple-Valued Logic

[1988] Proceedings. The Eighteenth International Symposium on Multiple-Valued Logic

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in