NDLI: Decomposition algorithm for power delay product optimization in Wallace multiplier

Content Provider	IEEE Xplore Digital Library
Author	Ramanthan, P. Vanathi, P.T. Chaubey, A. Senthilraja, N.
Copyright Year	2009
Description	Author affiliation: Department of Electronics and Communication Engineering, PSG College of Technology, India (Ramanthan, P.; Vanathi, P.T.; Chaubey, A.; Senthilraja, N.)
Abstract	Low-power design of VLSI circuits has been identified as a critical technological need in recent years due to the high demand for portable consumer electronics products or even in line operated devices in order to avoid larger heat sinks. Adders and multipliers are the most important arithmetic units in a general microprocessor and the major source of power dissipation. Various architecture styles exist to implement these units, each having their own merits and demerits. The general objective of our work is to investigate the area and power-delay performances of 8 bit and 16 bit multiplier combining both Wallace tree[7] and decomposition[1] algorithm. This decomposition logic improves speed and reduces power consumption by reducing the spurious transitions on internal nodes. We have analyzed area and power-delay performances using different type of adder structures using different logic families CMOS[5], HYBRID[3] AND CPL[5]. With the help of these designs, it would be possible to design highly power efficient processor with less area, especially digital signal Processors.
Starting Page	1
Ending Page	6
File Size	217749
Page Count	6
File Format	PDF
ISBN	9781424447893
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-06-04
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Kongu Eng College
Subject Keyword	Very large scale integration Delay logic families CMOS logic circuits Microprocessors Signal processing algorithms Wallace tree algorithm Heat sinks Adders Signal design Consumer electronics Arithmetic decomposition algorithm
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Novel Signed Array Multiplier

A CMOS 32b Wallace tree multiplier-accumulator

Fast 32-bit digital multiplier

A novel low power and high speed Wallace tree multiplier for RISC processor

A review of large parallel counter designs

A BiCMOS dynamic multiplier using Wallace tree reduction architecture and 1.5 V full-swing BiCMOS dynamic logic circuit

Design of defect tolerant Wallace multiplier

Design and Implementation of 8-Bit Vedic Multiplier Using CMOS Logic

Effect of CD logic on multiplier accumulator unit

Decomposition algorithm for power delay product optimization in Wallace multiplier

Similar Documents

A Novel Signed Array Multiplier

A CMOS 32b Wallace tree multiplier-accumulator

Fast 32-bit digital multiplier

A novel low power and high speed Wallace tree multiplier for RISC processor

A review of large parallel counter designs

A BiCMOS dynamic multiplier using Wallace tree reduction architecture and 1.5 V full-swing BiCMOS dynamic logic circuit

Design of defect tolerant Wallace multiplier

Design and Implementation of 8-Bit Vedic Multiplier Using CMOS Logic

Effect of CD logic on multiplier accumulator unit

Decomposition algorithm for power delay product optimization in Wallace multiplier