NDLI: A low power parity CAM for asynchronous transfer mode(ATM) switch application

Content Provider	IEEE Xplore Digital Library
Author	Pandiaraj, K. Nisha, L.
Copyright Year	2014
Description	Author affiliation: Dept. of Electron. & Commun. Eng., Kalasalingam Acad. of Res. & Educ, Srivilliputtur, India (Pandiaraj, K.; Nisha, L.)
Abstract	Content Addressable mode (CAM) is a Solid State recollection in which facts and data's are accessed but their content rather than physical position. It obtains input seek facts and data's (i.e.), a seek word and comes back the address of a similar phrase that is retained in CAM. In power utilization issue of view, CAM is an inefficient recollection apparatus because of aligned evaluation. Thus, robust, high speed and low power sense amplifier are highly sought-after in CAM design. In this, paper inserts parity bit which is utilized for hold up decrease, area and power overhead. Furthermore suggest a productive gated power method to reduce the top and mean power utilization and enhance the robustness of the conceive against process variations. These techniques will be implemented in Asynchronous Transfer Mode as a transformation table. Since Asynchronous Transfer Mode swapping mesh are attachment oriented, virtual circuit need to be setup over them former to facts and figures transfer.CAM will act as an address translator in an Asynchronous move mode swap and present the virtual path interface translation very quickly.
Starting Page	1
Ending Page	4
File Size	1025401
Page Count	4
File Format	PDF
e-ISBN	9781479923526
DOI	10.1109/ICCCI.2014.6921815
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-01-03
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computers Associative memory CMOS Content addressable memory (CAM) Computer aided manufacturing Switches Logic gates Asynchronous transfer mode (ATM) Robustness Parity bit Match line Asynchronous transfer mode
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A low power CAM with a parity bit and power gated ML sensing

A 500-MHz high-speed, low-power ternary CAM design using selective match line sense amplifier in 65nm CMOS

Low power high performance PB CAM using segmented ML sensing

CAM-based single-chip shared buffer ATM switch

Low-Power Ternary Content-Addressable Memory Design Using a Segmented Match Line

A 128×128b high-speed wide-and match-line content addressable memory in 32nm CMOS

A High Speed Low Power CAM With a Parity Bit and Power-Gated ML Sensing

An AND-type match-line scheme for high-performance energy-efficient content addressable memories

Pipelined match-lines and hierarchical search-lines for low-power content-addressable memories (2003).

A low power parity CAM for asynchronous transfer mode(ATM) switch application

Similar Documents

A low power CAM with a parity bit and power gated ML sensing

A 500-MHz high-speed, low-power ternary CAM design using selective match line sense amplifier in 65nm CMOS

Low power high performance PB CAM using segmented ML sensing

CAM-based single-chip shared buffer ATM switch

Low-Power Ternary Content-Addressable Memory Design Using a Segmented Match Line

A 128×128b high-speed wide-and match-line content addressable memory in 32nm CMOS

A High Speed Low Power CAM With a Parity Bit and Power-Gated ML Sensing

An AND-type match-line scheme for high-performance energy-efficient content addressable memories

Pipelined match-lines and hierarchical search-lines for low-power content-addressable memories (2003).

A low power parity CAM for asynchronous transfer mode(ATM) switch application