NDLI: Low-Power Ternary Content-Addressable Memory Design Using a Segmented Match Line

Content Provider	IEEE Xplore Digital Library
Author	Baeg, S.
Copyright Year	2004
Abstract	Power consumption in match lines is the most critical issue for low-power ternary content-addressable memory (TCAM) designs. In the proposed match-line architecture, the match line in each TCAM word is partitioned into four segments and is selectively pre-charged to reduce the match-line power consumption. The partially charged match lines are evaluated to determine the final comparison result by sharing the charges deposited in various parts of the partitioned segments. This arrangement reduces the match-line power consumption by reducing effective capacitor loading and voltage swing at match lines. The segmented architecture also enhances operational speed by evaluating multiple segments in parallel and by overlapping the pre-charging and evaluation stages. 512 times 72 TCAM is designed using 0.18-mum CMOS technology. The extracted RC values are used to show the power reduction benefits. The sample design demonstrated that the match-line power consumption using a segmented match line was conservatively 44% of that produced by traditional parallel TCAM. The power savings by segmenting match lines can be up to 41% over a low-voltage swing technique due to the independent discharge capability in segmented match-line architecture.
Sponsorship	IEEE Circuits and Systems Society
Starting Page	1485
Ending Page	1494
Page Count	10
File Size	694796
File Format	PDF
ISSN	15498328
Volume Number	55
Issue Number	6
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-07-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Energy consumption Computer aided manufacturing CADCAM Circuits Random access memory Read-write memory Capacitors CMOS technology Delay effects Voltage memory architecture Content-addressable memory (CAM) low-power design match line Memory Architecture match-line Content Addressable Memory Low Power Design Match-Line
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Low-Power Ternary CAM With Positive-Feedback Match-Line Sense Amplifiers

An AND-type match-line scheme for high-performance energy-efficient content addressable memories

A nonredundant ternary CAM circuit for network search engines

A 500-MHz high-speed, low-power ternary CAM design using selective match line sense amplifier in 65nm CMOS

A Current-Recycling Technique for Shadow-Match-Line Sensing in Content-Addressable Memories

Decoupled dynamic ternary content addressable memories

A versatile content addressable memory architecture

Low-Capacitance and Charge-Shared Match Lines for Low-Energy High-Performance TCAMs

Ternary CAM Power and Delay Model: Extensions and Uses

Low-Power Ternary Content-Addressable Memory Design Using a Segmented Match Line

Similar Documents

A Low-Power Ternary CAM With Positive-Feedback Match-Line Sense Amplifiers

An AND-type match-line scheme for high-performance energy-efficient content addressable memories

A nonredundant ternary CAM circuit for network search engines

A 500-MHz high-speed, low-power ternary CAM design using selective match line sense amplifier in 65nm CMOS

A Current-Recycling Technique for Shadow-Match-Line Sensing in Content-Addressable Memories

Decoupled dynamic ternary content addressable memories

A versatile content addressable memory architecture

Low-Capacitance and Charge-Shared Match Lines for Low-Energy High-Performance TCAMs

Ternary CAM Power and Delay Model: Extensions and Uses

Low-Power Ternary Content-Addressable Memory Design Using a Segmented Match Line