NDLI: Dynamically reconfigurable FIR filter architectures with fast reconfiguration

Content Provider	IEEE Xplore Digital Library
Author	Kumm, M. Moller, K. Zipf, P.
Copyright Year	2013
Description	Author affiliation: Digital Technol. Group, Univ. of Kassel, Kassel, Germany (Kumm, M.; Moller, K.; Zipf, P.)
Abstract	This work compares two finite impulse response (FIR) filter architectures for FPGAs for which the coefficients can be reconfigured during run-time. One is a recently proposed filter architecture based on distributed arithmetic (DA) and the other is based on a LUT multiplication scheme. Instead of using the common internal configuration access port (ICAP) for reconfiguration which is able to change the logic as well as the routing, it is sufficient to reconfigure only the logic in the regarded architectures. This is realized by using the configurable look-up table (CFGLUT) primitive of Xilinx that allows reconfiguration times which are orders of magnitudes faster than using ICAP. The resulting FIR filter architectures achieves reconfiguration times of typically less than 100 ns. They can be reconfigured with arbitrary coefficients that are only limited by their length and word size. As their resource consumptions depend on different parameters of the filter, a detailed comparison is done. It turned out that if the input word size is greater than approximately half the number of coefficients, the LUT based multiplication scheme needs less resources than the DA architecture and vice versa.
Sponsorship	IEEE Circuits Syst. Soc.
Starting Page	1
Ending Page	8
File Size	407788
Page Count	8
File Format	PDF
ISBN	9781467361804
DOI	10.1109/ReCoSoC.2013.6581517
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-07-10
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Finite impulse response filters Random access memory Table lookup Adders Field programmable gate arrays Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA based partial reconfigurable fir filter design

Reconfigurable FIR filter using distributed arithmetic on FPGAs

Efficient FPGA and ASIC Realizations of a DA-Based Reconfigurable FIR Digital Filter

A Dynamically Reconfigurable Platform for Fixed-Point FIR Filters

FPGA implementation of scalable microprogrammed FIR filter architectures using Wallace tree and Vedic multipliers

A dynamic partial reconfigurable FIR filter architecture

Some schemes of realization digital FIR filters on FPGA for communication applications

Implementation of distributed FIR digital filter on FPGA

High speed low complexity FPGA-based FIR filters using pipelined adder graphs

Dynamically reconfigurable FIR filter architectures with fast reconfiguration

Similar Documents

FPGA based partial reconfigurable fir filter design

Reconfigurable FIR filter using distributed arithmetic on FPGAs

Efficient FPGA and ASIC Realizations of a DA-Based Reconfigurable FIR Digital Filter

A Dynamically Reconfigurable Platform for Fixed-Point FIR Filters

FPGA implementation of scalable microprogrammed FIR filter architectures using Wallace tree and Vedic multipliers

A dynamic partial reconfigurable FIR filter architecture

Some schemes of realization digital FIR filters on FPGA for communication applications

Implementation of distributed FIR digital filter on FPGA

High speed low complexity FPGA-based FIR filters using pipelined adder graphs

Dynamically reconfigurable FIR filter architectures with fast reconfiguration