NDLI: What is the limit of energy saving by dynamic voltage scaling?

Content Provider	IEEE Xplore Digital Library
Author	Gang Qu
Copyright Year	2001
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Maryland Univ., College Park, MD, USA (Gang Qu)
Abstract	Dynamic voltage scaling (DVS) is a technique that varies the supply voltage and clock frequency based on the computation load to provide desired performance with the minimal amount of energy consumption. It has been demonstrated as one of the most effective low power system design techniques, in particular for real time systems. Previously, there are works on both ends of the DVS systems: the ideal variable voltage system which can change its voltage with no physical constraints, and the multiple voltage system which has a number of discrete voltages available simultaneously. In this paper, we study the DVS systems between these two extreme cases. We consider systems that can vary the operating voltage dynamically under various real-life physical constraints. Based on the system's different behavior during voltage transition, we define the feasible DVS system and the practical DVS system. We build mathematical model to analyze the potential of DVS on energy saving for these different systems. Finally, we simulate the behavior of a secure wireless communication networks with DVS systems. The results show that DVS results in energy reduction from 36% to 79%, and the real life DVS systems can be very close to the ideal system in energy saving.
Starting Page	560
Ending Page	563
File Size	506981
Page Count	4
File Format	PDF
ISBN	0780372476
ISSN	10923152
DOI	10.1109/ICCAD.2001.968707
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2001-11-04
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Dynamic voltage scaling Voltage control Clocks Frequency Energy consumption Power system dynamics Power systems Real time systems Mathematical model Wireless communication
Content Type	Text
Resource Type	Article
Subject	Computer Graphics and Computer-Aided Design Computer Science Applications Software

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Analysis of energy reduction on dynamic voltage scaling-enabled systems

Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems

Dynamic Voltage and Frequency Management Based on Variable Update Intervals for Frequency Setting

Energy Management for Real-Time Embedded Systems with Reliability Requirements

Unified theory of real-time task scheduling and dynamic voltage/frequency Scaling on MPSoCs

Minimizing expected energy consumption through optimal integration of DVS and DPM

Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

Low power system scheduling and synthesis

Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads

What is the limit of energy saving by dynamic voltage scaling?

Similar Documents

Analysis of energy reduction on dynamic voltage scaling-enabled systems

Power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems

Dynamic Voltage and Frequency Management Based on Variable Update Intervals for Frequency Setting

Energy Management for Real-Time Embedded Systems with Reliability Requirements

Unified theory of real-time task scheduling and dynamic voltage/frequency Scaling on MPSoCs

Minimizing expected energy consumption through optimal integration of DVS and DPM

Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

Low power system scheduling and synthesis

Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads

What is the limit of energy saving by dynamic voltage scaling?