NDLI: Power design challenges in deep-submicron technology

Content Provider	IEEE Xplore Digital Library
Author	Anis, M. Massoud, Y.
Copyright Year	2004
Description	Author affiliation: ECE Dept., Waterloo Univ., Ont., Canada (Anis, M.)
Abstract	Power-efficient designs are becoming of increasing importance in the deep-submicron regime. Over the past decade, the reduction of dynamic power was the main focus in the design of power-efficient integrated circuits. However, as technology scales down, subthreshold and gate oxide leakage currents can no longer be neglected, arid must be taken into account in any design. Furthermore, the delivery of power to CMOS integrated circuits is facing increasing challenges in the deep-submicron regime. This paper investigates the challenges associated with designing power-efficient circuits as well as the delivery of power.
Sponsorship	IEEE Circuits and Syst. Soc. Arab Acad. for Sci. Technol. and Maritime Transport
Starting Page	1510
Ending Page	1513
File Size	736976
Page Count	4
File Format	PDF
ISBN	0780382943
ISSN	15483746
DOI	10.1109/MWSCAS.2003.1562583
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-12-27
Publisher Place	Egypt
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	CMOS technology Subthreshold current Integrated circuit technology Leakage current Power dissipation Dynamic voltage scaling CMOS integrated circuits Current density Power systems Temperature
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Electronic, Optical and Magnetic Materials

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Minimum leakage vector computation using weighted partial MaxSAT

Analysis of subthreshold leakage reduction in CMOS digital circuits

Leakage scaling in deep submicron CMOS for SoC

Low voltage low power CMOS design techniques for deep submicron ICs

Dual-threshold voltage techniques for low-power digital circuits

An Overview of Various Leakage Power Reduction Techniques in Deep Submicron Technologies

A 1.1GHz 12μA/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction for Mobile Applications

Low Power and Power Management for CMOS—An EDA Perspective

LECTOR: a technique for leakage reduction in CMOS circuits

Power design challenges in deep-submicron technology

Similar Documents

Minimum leakage vector computation using weighted partial MaxSAT

Analysis of subthreshold leakage reduction in CMOS digital circuits

Leakage scaling in deep submicron CMOS for SoC

Low voltage low power CMOS design techniques for deep submicron ICs

Dual-threshold voltage techniques for low-power digital circuits

An Overview of Various Leakage Power Reduction Techniques in Deep Submicron Technologies

A 1.1GHz 12μA/Mb-Leakage SRAM Design in 65nm Ultra-Low-Power CMOS with Integrated Leakage Reduction for Mobile Applications

Low Power and Power Management for CMOS—An EDA Perspective

LECTOR: a technique for leakage reduction in CMOS circuits

Power design challenges in deep-submicron technology