NDLI: A novel Operational Transconductance Amplifier with high Gm using improved differential current redistribution technique (DCRT)

Content Provider	IEEE Xplore Digital Library
Author	Jing Zhu Yunwu Zhang Weifeng Sun Shengli Lu
Copyright Year	2013
Description	Author affiliation: Nat. ASIC Syst. Eng. Res. Center, Southeast Univ., Nanjing, China (Jing Zhu; Yunwu Zhang; Weifeng Sun; Shengli Lu)
Abstract	A novel CMOS Operational Transconductance Amplifiers (OTA) featuring with excellent transconductance performance is described in this paper. The OTA utilizes the proposed differential current redistribution technique (DCRT) that adaptively distributes the differential current generated by the input differential voltage to get the high $G_{m}$ performance. In addition, the linearity of the OTA is enhanced due to the optimized redistribution strategy the modified DCRT adopts. Moreover, good frequency behavior and excellent transient response of the proposed OTA are obtained thanks to the DCRT for the lack of internal nodes. The OTA implemented in a CSMC 0.5μm BCD technology only consumes 5mW. The DC gain of 90dB, unity gain bandwidth (UGB) of 200MHz is achieved and the slew rate is up to 60V/ns.
Sponsorship	IEEE Beijing Sect.
Starting Page	1
Ending Page	4
File Size	1528570
Page Count	4
File Format	PDF
ISBN	9781467364157
ISSN	2162755X
e-ISBN	9781467364171
DOI	10.1109/ASICON.2013.6812053
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-10-28
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transconductance CMOS integrated circuits Transient response Gain Transistors Educational institutions CMOS technology slew rate high gain operational transconductance amplifier (OTA) differential current redistribution technique (DCRT) linearity
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of two stage CMOS operational transconductance amplifier with slew rate enhancement technique using 180nm

A new Architecture for two-stage OTA with no-miller capacitor compensation

Output-capacitorless CMOS LDO regulator based on high slew-rate current-mode transconductance amplifier

CMOS OTA compensating transconductance linearity with PMOS path

A tunable transconductor with high linearity

A 17.5dBm IIP3 high linear fully differential RF CMOS amplifier

Adaptive biased operational amplifier with improved Slew-Rate

Study on CMOS operational transductance amplifiers

A compact voltage-controlled transconductor with high linearity

A novel Operational Transconductance Amplifier with high Gm using improved differential current redistribution technique (DCRT)

Similar Documents

Design of two stage CMOS operational transconductance amplifier with slew rate enhancement technique using 180nm

A new Architecture for two-stage OTA with no-miller capacitor compensation

Output-capacitorless CMOS LDO regulator based on high slew-rate current-mode transconductance amplifier

CMOS OTA compensating transconductance linearity with PMOS path

A tunable transconductor with high linearity

A 17.5dBm IIP3 high linear fully differential RF CMOS amplifier

Adaptive biased operational amplifier with improved Slew-Rate

Study on CMOS operational transductance amplifiers

A compact voltage-controlled transconductor with high linearity

A novel Operational Transconductance Amplifier with high Gm using improved differential current redistribution technique (DCRT)