NDLI: Current-Lead Design for Cryocooled HTS Fault Current Limiters

Content Provider	IEEE Xplore Digital Library
Author	Ho-Myung Chang Yun Sik Kim Ho Min Kim Haigun Lee Tae Kuk Ko
Copyright Year	2002
Abstract	A comprehensive design procedure is presented for the current leads in HTS fault current limiters continuously refrigerated by a cryocooler. Two specific aspects are focused here in addition to the standard lead-design. The first is an optimization with taking into account the heat conduction through electrical insulator needed for high-voltage applications. Through a rigorous analysis, it is verified that the standard design should be modified in order to minimize the overall heat leak. The second is the transient thermal behavior that may be caused by excessive current. A numerical analysis is performed to estimate the peak temperature after a short current-limiting period, including the effect of fins as enhanced local heat capacity. Some of the design details are demonstrated for the specifications of FCL's under development in Korean R&D programs.
Sponsorship	Council on Superconductivity Appl. Superconductivity Conference Inc MIT
Starting Page	2244
Ending Page	2247
Page Count	4
File Size	379404
File Format	PDF
ISSN	10518223
Volume Number	17
Issue Number	2
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-06-01
Publisher Place	U.S.A.
Access Restriction	One Nation One Subscription (ONOS)
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	High temperature superconductors Fault current limiters Refrigeration Dielectrics and electrical insulation Cryogenics Research and development Space technology Space heating Thermal conductivity Conductors optimization Cryocooler current lead FCL
Content Type	Text
Resource Type	Article
Subject	Condensed Matter Physics Electronic, Optical and Magnetic Materials Electrical and Electronic Engineering

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Two-Stage Cryocooling Design for Hybrid Superconducting Fault Current Limiter

Electrical Insulation Design of 13.2 kV/630 A Bifilar Winding Type HTS Fault Current Limiter

Electrical insulation for high temperature superconducting fault current limiters

Second Generation High-Temperature Superconducting Wires for Fault Current Limiter Applications

Quench Characteristics of High Temperature Superconducting Coil for Fault Current Limiting Application

Thermal-Electric Simulations of Coated Conductors With a Variable Conductivity of the Buffer Layer

Heat Propagation Velocities in Coated Conductors for Fault Current Limiter Applications

Insulation Design of 60 kV Class Bushing at the Cryogenic Temperature

Hybrid Model of Quench Propagation in Coated Conductors Applied to Fault Current Limiter Design

Current-Lead Design for Cryocooled HTS Fault Current Limiters

Similar Documents

Two-Stage Cryocooling Design for Hybrid Superconducting Fault Current Limiter

Electrical Insulation Design of 13.2 kV/630 A Bifilar Winding Type HTS Fault Current Limiter

Electrical insulation for high temperature superconducting fault current limiters

Second Generation High-Temperature Superconducting Wires for Fault Current Limiter Applications

Quench Characteristics of High Temperature Superconducting Coil for Fault Current Limiting Application

Thermal-Electric Simulations of Coated Conductors With a Variable Conductivity of the Buffer Layer

Heat Propagation Velocities in Coated Conductors for Fault Current Limiter Applications

Insulation Design of 60 kV Class Bushing at the Cryogenic Temperature

Hybrid Model of Quench Propagation in Coated Conductors Applied to Fault Current Limiter Design

Current-Lead Design for Cryocooled HTS Fault Current Limiters