NDLI: A run time interpretation approach for creating custom accelerators

Content Provider	IEEE Xplore Digital Library
Author	Sen Ma Aklah, Z. Andrews, D.
Copyright Year	2015
Description	Author affiliation: Dept. of Comput. Sci. & Comput. Eng., Univ. of Arkansas, Fayetteville, AR, USA (Sen Ma; Aklah, Z.; Andrews, D.)
Abstract	The world of software development has the notion of just-in-time compilation, run time binary translation, and language interpretation. These dynamic run time techniques support increased code portability and designer productivity. There are no such equivalences to increase the productivity or portability of creating new hardware components within Field Programmable Gate Arrays (FPGAs). Instead, creating a new hardware component requires hardware design skills and the overhead of running through synthesis, place and route. If a change is made to even a single line of code, the synthesis, place and route steps must be repeated. In this paper we present a new approach that allows hardware accelerators to be built and run using compilation and run time interpretation. Our results show the approach can enable software programmers without any hardware skills to create hardware accelerators at productivity levels consistent with software development and compilation. The same accelerator can be compiled 100× faster than synthesis. Even though the approach is focused on productivity, our observed performance results are promising. Our initial application test cases show the same accelerator written by a software programmer and synthesized through Vivado HLS or written using our DSL and compiled within our approach achieves equivalent performance.
Starting Page	1
Ending Page	4
File Size	296762
Page Count	4
File Format	PDF
ISBN	9780993428005
DOI	10.1109/FPL.2015.7293996
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-02
Publisher Place	UK
Access Restriction	Subscribed
Rights Holder	Imperial College
Subject Keyword	Software Field programmable gate arrays Hardware Productivity Benchmark testing DSL Switches
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Bitwidth-optimized hardware accelerators with software fallback

High-Level Synthesis from C vs. a DSL-Based Approach

Sequencing Run-Time Reconfigured Hardware with Software

A run-time graph-based Polynomial Placement and routing algorithm for virtual FPGAS

Run-Time Reconfiguration for Automatic Hardware/Software Partitioning

A hardware/software co-design architecture for packet classification

Just-in-time compilation for FPGA processor cores

hthreads: a hardware/software co-designed multithreaded RTOS kernel

A run-time reconfigurable hardware infrastructure for IP-core evaluation and test

A run time interpretation approach for creating custom accelerators

Similar Documents

Bitwidth-optimized hardware accelerators with software fallback

High-Level Synthesis from C vs. a DSL-Based Approach

Sequencing Run-Time Reconfigured Hardware with Software

A run-time graph-based Polynomial Placement and routing algorithm for virtual FPGAS

Run-Time Reconfiguration for Automatic Hardware/Software Partitioning

A hardware/software co-design architecture for packet classification

Just-in-time compilation for FPGA processor cores

hthreads: a hardware/software co-designed multithreaded RTOS kernel

A run-time reconfigurable hardware infrastructure for IP-core evaluation and test

A run time interpretation approach for creating custom accelerators