NDLI: A stochastic method for defect level analysis of pseudorandom testing

Content Provider	IEEE Xplore Digital Library
Author	Wen-Ben Jone Das, S.R.
Copyright Year	1997
Description	Author affiliation: Dept. of Comput. Sci., Nat. Chung-Cheng Univ., Chiayi, Taiwan (Wen-Ben Jone)
Abstract	Pseudorandom testing has been widely used in built-in self-testing of VLSI circuits. Although the defect level estimation for pseudorandom testing has been performed using sequential statical analysis, no closed form can be accomplished as complex combinatorial enumerations are involved. In this work, a Markov model is employed to describe the pseudorandom test behaviors. For the first time, a closed form of the defect level equation is derived by solving the differential equation extracted from the Markov model. The defect level equation clearly describes the relationships among defect level, fabrication yield, the number of all input combinations, circuit detectability (in terms of the worst single stuck-at fault), and pseudorandom test length. Although our discussions are primarily based on the single stuck-at fault model, it is not difficult to extend the results to other fault types.
Starting Page	382
Ending Page	385
File Size	442079
Page Count	4
File Format	PDF
ISBN	0818682248
ISSN	10639667
DOI	10.1109/ICVD.1998.646638
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-01-04
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Stochastic processes Circuit testing Circuit faults Differential equations Automatic testing Built-in self-test Very large scale integration Sequential analysis Performance evaluation Performance analysis
Content Type	Text
Resource Type	Article
Subject	Electrical and Electronic Engineering Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Instruction level test for parallel multipliers

A built-in self-test method for diagnosis of synchronous sequential circuits

An efficient approach to low cost sequential circuit testing in a BIST environment

Design for autonomous test

A top-down built-in self-test design in VLSI testing

Realizing a high measure of confidence for defect level analysis of random testing [VLSI]

Circuit Testing Using Self-Nonself Discrimination

Space compression revisited

Space compression revisited

A stochastic method for defect level analysis of pseudorandom testing

Similar Documents

Instruction level test for parallel multipliers

A built-in self-test method for diagnosis of synchronous sequential circuits

An efficient approach to low cost sequential circuit testing in a BIST environment

Design for autonomous test

A top-down built-in self-test design in VLSI testing

Realizing a high measure of confidence for defect level analysis of random testing [VLSI]

Circuit Testing Using Self-Nonself Discrimination

Space compression revisited

Space compression revisited

A stochastic method for defect level analysis of pseudorandom testing