NDLI: A novel analog layout synthesis tool

Please wait, while we are loading the content...

2015 IEEE International Symposium on Circuits and Systems (ISCAS)

2014 IEEE International Symposium on Circuits and Systems (ISCAS)

2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)

2012 IEEE International Conference on Circuits and Systems (ICCAS)

2012 IEEE International Symposium on Circuits and Systems

2011 IEEE International Symposium of Circuits and Systems (ISCAS)

Proceedings of 2010 IEEE International Symposium on Circuits and Systems

2009 IEEE International Symposium on Circuits and Systems

2008 IEEE International Symposium on Circuits and Systems

2007 IEEE International Symposium on Circuits and Systems

2006 IEEE International Symposium on Circuits and Systems

2005 IEEE International Symposium on Circuits and Systems

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)

Volume 5 - 2004

2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)

General Chair's welcome

Technical Program Chair's message

Technical Program Committee

Review Committee

Table of contents

Frequency domain blind source separation using small and large spacing sensor pairs

Gradient flow bearing estimation with blind identification of multiple signals and interference

Nonlinear ICA solutions for convolutive mixing of PNL mixtures

Blind separation with Gaussian mixture model for convolutively mixed sources

Blind estimation and equalization of time-varying channels using the interacting multiple model estimator

New algorithm for blind adaptive equalization based on constant modulus criterion

Sequential blind extraction of mixed source signals with guaranteed convergence

A vertical layered space-time code and its blind symbol detection

Blind source recovery for non-minimum phase surroundings

Sparse component analysis of overcomplete mixtures by improved basis pursuit method

A dual mode decision feedback equalizer employing the conjugate gradient algorithm

Blind uplink space-time channel estimation for space-time coded multicarrier code division multiple access systems

A polynomial method for blind identification of MIMO channels

Fast force-directed/simulated evolution hybrid for multiobjective VLSI cell placement

Simultaneous delay and power optimization in global placement

Module placement based on quadratic programming and rectangle packing using less flexibility first principle

Performance and RLC crosstalk driven global routing

Multi-layer floorplanning for reliable system-on-package

Routing resources consumption on M-arch and X-arch

A placement algorithm for implementation of analog LSI/VLSI systems

Recursively combine floorplan and Q-place in mixed mode placement based on circuit's variety of block configuration

Layer assignment algorithm for RLC crosstalk minimization

Crosstalk driven routing resource assignment

RF circuit synthesis using particle swarm optimization

An optimization-based tool for the high-level synthesis of discrete-time and continuous-time /spl Sigma//spl Delta/ modulators in the Matlab/Simulink environment

A novel analog layout synthesis tool

Behavioural modelling of analog circuits by dynamic semi-symbolic analysis

Compact semiconductor device modelling using higher level methods

Consistent model for drain current mismatch in MOSFETs using the carrier number fluctuation theory

Scaling rules and parameter tuning procedure for analog design reuse in technology migration

Fast sensitivity analysis of transmission line networks

Fast time-domain symbolic simulation for synthesis of sigma-delta analog-digital converters

An efficient algorithm for transient and distortion analysis of mildly nonlinear analog circuits

Generation of disjoint cubes for multiple-valued functions

Output-pattern directed decomposition for low power design

FPGA implementation of controller-datapath pair in custom image processor design

Least leakage vector assisted technology mapping for total power optimization

A predictive methodology for accurate substrate parasitic extraction

Modelling and optimization of on-chip spiral inductor in S-parameter domain

A physical and analytical model for substrate noise coupling analysis

An improved Z-parameter macro model for substrate noise coupling

A coupled iterative/direct method for efficient time-domain simulation of nonlinear circuits with power/ground networks

Multigrid-based substrate coupling model extraction

Partial random walk for large linear network analysis

Matrix pencil based realizable reduction for distributed interconnects

Frequency driven repeater insertion for deep submicron

Modelling and implementation of twisted differential on-chip interconnects for crosstalk noise reduction

Delay bound based CMOS gate sizing technique

Improving symbolic analysis in CMOS analog integrated circuits

A systematic approach for analyzing fast addition algorithms using counter tree diagrams

HWP: a new insight into canonical signed digit

Fast multilevel floorplanning for large scale modules

How many solutions does a SAT instance have?

A new generation of ISCAS benchmarks from formal verification of high-level microprocessors

ESDInspector: a new layout-level ESD protection circuitry design verification tool using a smart-parametric checking mechanism

Fault equivalence and diagnostic test generation using ATPG

A hybrid-type test pattern generating mechanism

Placement and routing optimization for circuits derived from BDDs

L-simulator: a magPEEC-based new CAD tool for simulating magnetic-enhanced IC inductors of 3D arbitrary geometry

An efficient approach for hierarchical submodule extraction

Algorithm for yield driven correction of layout

Symbolic noise analysis in analog integrated circuits

An efficient logic extraction algorithm using partitioning and circuit encoding

Frequency-domain error analysis of linear multistep methods

Enhancing scheduling solutions through ant colony optimization

Synthesis scheme for low power designs with multiple supply voltages by tabu search

Graphics processor unit (GPU) acceleration of finite-difference time-domain (FDTD) algorithm

A new multi-ramp driver model with RLC interconnect load

A compact optimization methodology for single-ended LNA

X ray and blue print: tools for MOSFET analog circuit design addressing short-channel effects

SEAMS - a SystemC environment with analog and mixed-signal extensions

Properties of fastest linearly independent transforms over GF(3)

Multi-polarity helix transform over GF(3)

A design flow for multiplierless linear-phase FIR filters: from system specification to Verilog code

Shielding area optimization under the solution of interconnect crosstalk

Performance metrics for asynchronous digital circuits applicable to computer-aided design

RTL/ISS co-modeling methodology for embedded processor using SystemC

Test vector generation and classification using FSM traversals

Formal verification of an SoC platform protocol converter

FPGA based accelerator for functional simulation

Frequency domain wavelet method with GMRES for large-scale linear circuit simulation

Event-driven dynamic power management based on wavelet forecasting theory

A novel encoding method into sequence-pair

Computing large-change sensitivity of periodic responses of nonlinear circuits using reduction techniques

Quick and effective buffered legitimate skew clock routing

Theory of T-junction floorplans in terms of single-sequence

Generating random benchmark circuits for floorplanning

A programmable array of silicon neurons for the control of legged locomotion

Signal reconstruction from spiking neuron models

An event-based VLSI network of integrate-and-fire neurons

A time domain winner-take-all network of integrate-and-fire neurons

Multi-band OFDM: a new approach for UWB

Pulsed OFDM modulation for ultra wideband communications

Interference resilient transmission scheme for multiband OFDM system in UWB channels

High performance solution for interfering UWB piconets with reduced complexity sphere decoding

Channel estimation and synchronization with sub-Nyquist sampling and application to ultra-wideband systems

Silicon spike-based synaptic array and address-event transceiver

Biologically inspired artificial neural network algorithm which implements local learning rules

Spike based learning with weak multi-level static memory

Spike synchronization in a network of silicon integrate-and-fire neurons

A spike-based analogue circuit that emphasises in auditory stimuli

Transmultiplexers as precoders in modern digital communication: a tutorial review

Zero-forcing equalization for time-varying systems with memory

On pilot pattern design for PSAM-OFDM system

Complete characterization of channel independent general DMT systems with cyclic prefix

Antipodal paraunitary precoding for OFDM application

Nonlinear digital filters for beautifying facial images in multimedia systems

Video error concealment techniques using progressive interpolation and boundary matching algorithm

JPEG based image compression with adaptive resolution conversion system

Perceptual coding of digital colour images based on a vision model

Smart noise reduction system based on ALE and noise reconstruction system

A 39/spl times/48 general-purpose focal-plane processor array integrated circuit

An improved analog computation cell for Paris II, a programmable vision chip

A CNN-driven locally adaptive CMOS image sensor

N /spl times/ 16 cellular test chips for low-pass filtering large images

A mixed-signal CMOS DTCNN chip for pixel-level snakes

An overview and comparison of analytical TCP models

Self-similarity in max/average aggregated processes

Modelling of TCP packet traffic in a large interactive growth network

On the correlation of TCP traffic in backbone networks

A robust approach to active queue management control in networks

On dynamic behavior of weakly connected cellular neural networks

Towards a bio-inspired mixed-signal retinal processor

Brain-machine interfaces using thin-film silicon microelectrode arrays

CNN wave based computation for robot navigation planning

Finite iteration DT-CNN - new design and operating principles

A numerical design approach for high speed, differential, resistor-loaded, CMOS amplifiers

Analysis techniques for obtaining the steady-state solution of MOS LC oscillators

Macromodeling of digital libraries for substrate noise analysis

Continuation method in multitone harmonic balance

Millimeter-wave CMOS device modeling and simulation

Improved design of frequency-response-masking filters using enhanced sequential quadratic programming

Frequency-response-masking technique incorporating extrapolated impulse response band-edge shaping filter

Frequency-response masking based filters with the even-length bandedge shaping filter

An efficient algorithm for the optimization of FIR filters synthesized using the multistage frequency-response masking approach

A constant-Q spectral transformation with improved frequency response

A zero-voltage and zero-current switching three-level DC-DC converter with secondary-assisted regenerative passive snubber

Hysteric controller for CMOS on-chip switching power converters

State trajectory prediction control for boost converters

Design equations for sub-optimum operation of class-E amplifier with nonlinear shunt capacitance

Toward the integration of microsystems supply

Enhanced multiple Huffman table (MHT) encryption scheme using key hopping

Visual cryptography for print and scan applications

Web search steganalysis: some challenges and approaches

Robust VQ-based digital watermarking for memoryless binary symmetric channel

Using invisible watermarks to protect visibly watermarked images

A 2.5 milliwatt SOS CMOS receiver for optical interconnect

Active substrates for optoelectronic interconnect

Integrated radioactive thin films for sensing systems

Widening the dynamic range of the readout integration circuit for uncooled microbolometer infrared sensors

A 16 /spl times/ 16 pixel silicon on sapphire CMOS photosensor array with a digital interface for adaptive wavefront correction

Compensation for clock skew in voice over packet networks by speech interpolation

Fast adaptive component weighted cepstrum pole filtering for speaker identification

A loudness enhancement technique for speech

Usable speech detection using a context dependent Gaussian mixture model classifier

Decomposition and recognition of a multi-channel audio source using matching pursuit algorithm

Mixed signal aspects of behavioral modeling and simulation

Behavioural modelling of analogue faults in VHDL-AMS - a case study

A new model architecture for customer software integration

Programming interface requirements for an AMS simulator

Multiple domain behavioral modeling using VHDL-AMS

Statistical properties of chaotic sequences generated by Jacobian elliptic Chebyshev rational maps

Outage in chaos communication

Analysis of hybrid systems by means of embedded return maps

Andronov-Hopf bifurcation of sinusoidal oscillators under the influence of noise

Computation by natural systems defined

Audio source separation based on independent component analysis

ICAR: independent component analysis using redundancies

Blind SIMO channel estimation for CPM using the Laurent approximation

Adaptive super-exponential algorithms for blind deconvolution of MIMO systems

Beyond ICA: robust sparse signal representations

Blind detection of photomontage using higher order statistics

Data hiding for bi-level documents using smoothing technique

A robust audio watermarking scheme

Slant transform watermarking for textured images

A review of video registration methods for watermark detection in digital cinema applications

3-neighborhood motion estimation in CNN silicon architectures

Self-synchronized audio watermark in DWT domain

Feature difference analysis in video authentication system

Prediction of brain electrical activity in epilepsy using a higher-dimensional prediction algorithm for discrete time cellular neural networks (DTCNN)

Fuzzy neural network classification design using support vector machine

Global convergence analysis of decomposition methods for support vector machines

Self-organizing topological tree

Sensitivity analysis of low-complexity vector quantizers for focal-plane image compression

Chaotic communications using nonlinear transform-pairs

A new charge-packet driven mismatch-calibrated integrate-and-fire neuron for processing positive and negative signals in AER based systems

Can spike timing dependent plasticity compensate for process mismatch in neuromorphic analogue VLSI?

An MDAC synapse for analog neural networks

Supervised learning in a two-input analog floating-gate node

Mixed-signal real-time adaptive blind source separation

Fast neural networks for sub-matrix (object/face) detection

Neural network system for face recognition

No-reference quality assessment of JPEG images by using CBP neural networks

A neural system for radiation discrimination in nuclear fusion applications

Mixed analog-digital image processing circuit based on Hamming artificial neural network architecture

On synthetic AER generation

Logic computation using coupled neural oscillators

C/sup 4/ band-pass delay filter for continuous-time subband adaptive tapped-delay filter

Neural modelling of the large-signal drain current of the dual-gate MESFET with DC and pulsed I-V measurements

Hopfield associative memory on mesh

Frequency sensitive self-organizing maps and its application in color quantization

Learning vector quantization: cluster size and cluster number

Fast learning algorithms for new L2 SVM based on active set iteration method

Design and sensitivity analysis of feed-forward neural ADC's

Global asymptotic stability of a class of neural networks with time varying delays

A 1.2V buck converter with a novel on-chip low-voltage current-sensing scheme

Loop gain analysis and development of high-speed high-accuracy current sensors for switching converters

5V-only, standard 0.5/spl mu/m CMOS programmable and adaptive floating-gate circuits and arrays using CMOS charge pumps

Analysis of switched capacitor DC-DC step down converter

Optimization design of the Dickson charge pump circuit with a resistive load

Novel D/sup 2/T control for single-switch dual-output switching power converters

TSK-fuzzy controller design for a PWM boost DC-DC switching regulator operating at different steady state output voltages

Spurious modulation on current-mode controlled DC/DC converters: an explanation for intermittent chaotic operation

Small-signal duty cycle to inductor current transfer function for boost PWM DC-DC converter in continuous conduction mode

Sample and hold effect in PWM DC-DC converters with peak current-mode control

The implementation of a transient DC-link boost based digital amplifier for eliminating pulse-dropping distortion

Analysis of class D inverter with irregular driving patterns

A new topology for a sigma-delta audio power amplifier

Spectral analysis of a novel transient dynamic boost PWM inverter control for power amplifiers

Characteristics and modelling of PEM fuel cells

A boost-switched capacitor-inverter with a multilevel waveform

Novel multilevel converter for power factor correction

A compact generalized solution to the determination of spectral components for multilevel uniformly sampled PWM

Current-mode control to enhance closed-loop performance of asymmetrical half-bridge dc-to-dc converters

Step-up versus step-down DC/DC converters for RF-powered systems

Hilbert space techniques for reactive power compensation with limited current bandwidth

A geometrical study on voltage collapse mechanisms of power systems

Probabilistic load-dependent cascading failure with limited component interactions

Meter placement for load estimation in radial power distribution systems

A topological measurements and RTUs design against a contingency

Single-phase capacitor clamped inverter with simple structure

A generalized averaging model for fixed frequency converters

Characterizing nonlinear load harmonics using fractal analysis

Analysis of nonlinear dynamics in delta modulators for PWM control

A CAD simulator based on loop gain measurement for switching converters

Digitally controlled buck converter

A 3D PWM control, H-bridge tri-level inverter for power quality compensation in three-phase four-wired systems

Automated state-variable formulation for power electronic circuits and systems

Global behaviour analysis of a DC-DC boost power converter operating with constant power load

Single-phase three-level converter for power factor correction

Characterization of charge-pump rectifiers for standard submicron CMOS processes

Suppression of harmonic spikes in asynchronous sigma delta modulation by randomizing hysteresis window

A new reliable supplied gate drive circuit for SCRs with breakover diodes for protection

Hilbert space techniques for evaluating trade-offs in reactive power compensation

Petri net based transformer fault diagnosis

Equilibrium analysis of voltage-fed field oriented controlled induction motors

Neural network approach for estimation of load composition

Modifying eigenvalue interactions near weak resonance

Proceedings of 2004 IEEE ISCS - author index

Volume 4 - 2004

Volume 3 - 2004

Volume 2 - 2004

Volume 1 - 2004

Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03.

The IEEE International Symposium on Circuits and Systems, 2003. Tutorial Guide: ISCAS 2003.

2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353)

Tutorial Guide. ISCAS 2001. IEEE International Symposium on Circuits and Systems (Cat. No.01TH8573)

ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196)

2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)

ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349)

ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187)

Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97

1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96

Proceedings of ISCAS'95 - International Symposium on Circuits and Systems

Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94

1993 IEEE International Symposium on Circuits and Systems

[Proceedings] 1992 IEEE International Symposium on Circuits and Systems

1991., IEEE International Sympoisum on Circuits and Systems

IEEE International Symposium on Circuits and Systems

IEEE International Symposium on Circuits and Systems,

1988., IEEE International Symposium on Circuits and Systems

A novel analog layout synthesis tool

Content Provider	IEEE Xplore Digital Library
Author	Lihong Zhang Kleine, U.
Copyright Year	2004
Description	Author affiliation: IESK, Otto-von-Guericke Univ., Magdeburg, Germany (Lihong Zhang; Kleine, U.)
Abstract	This work presents a layout synthesis tool for analog integrated circuits called Aladin. The layout generation is based on relatively complex sub-circuits rather than non-optimal single devices. A flexible module generator environment is developed for designers to write and maintain technology and application independent module generators for sub-circuits. A two-stage placement technique is proposed, which dramatically improves the placement accuracy without compromising the efficiency compared with the one-stage placement. The analog module routing consists of two phases including global routing and detailed routing. The minimum-Steiner-tree based global routing can be integrated into the placement procedure improve the routability of placement solutions. The compaction based constructive detailed routing finally realizes the layout of the whole circuit. The benefit of Aladin providing layouts comparable to expert manual ones is demonstrated with several existing tools.
Sponsorship	IEEE Circuits and Syst. Soc
File Size	372101
File Format	PDF
ISBN	078038251X
DOI	10.1109/ISCAS.2004.1329468
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-05-23
Publisher Place	Canada
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Analog circuits Graphical user interfaces Integrated circuit technology Integrated circuit synthesis Analog integrated circuits Design optimization Tellurium Compaction Design automation
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in