NDLI: A broadband CMOS RF receiver for digital broadcasting systems

Content Provider	SpringerLink
Author	Wang, Junliang Wang, Zhigong Wu, Yiqiang Xu, Jian Wang, Keping
Copyright Year	2015
Abstract	Nowadays digital radio systems are replacing analog radio systems. In this paper, a CMOS RF receiver with frequency synthesizer and analog baseband is introduced, which was fabricated with a 0.18-µm CMOS process for DRM/DAB wideband applications. In the system, a fully differential low noise amplifier with a noise cancelling technology is adopted It has achieved a gain of 11.69 dB. A harmonic rejection mixer was implemented to realize the rejections of 3rd- and 5th-order harmonics. As the local oscillator, a wide-band frequency synthesizer provides a phase noise of −125 dBc/Hz at 1-MHz offset. The designed RF receiver has achieved a conversion gain of 90 dB. The IIP3 of the receiver is in the range of −25 to −12 dBm, and the noise figure of 5.44–14.72 dB. The core circuits draw a current of 78.35 mA from a 1.8-V power supply and the chip occupies 6.46-mm2 die area.
Starting Page	247
Ending Page	259
Page Count	13
File Format	PDF
ISSN	09251030
Journal	Analog Integrated Circuits and Signal Processing
Volume Number	84
Issue Number	2
e-ISSN	15731979
Language	English
Publisher	Springer US
Publisher Date	2015-06-14
Publisher Place	New York
Access Restriction	Subscribed
Subject Keyword	CMOS RF receiver Digital broadcasting LNA with noise cancelling Harmonic rejection mixer Circuits and Systems Electrical Engineering Signal, Image and Speech Processing
Content Type	Text
Resource Type	Article
Subject	Surfaces, Coatings and Films Signal Processing Hardware and Architecture

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

RF and mixed signal circuits for a DVB-H receiver

Tunable wideband SAW-less receiver front-end in 65 nm CMOS

Reconfigurable receiver approach for future wireless terminals

A methodology to design bulk-driven mixer with harmonic mixing rejection

UHF RF Front-End Circuits in 0.35-μm Silicon on Insulator (SOI) CMOS

A 0.7 to 3 GHz wireless receiver front end in 65-nm CMOS with an LNA linearized by positive feedback

A technique for improving gain and noise figure of common-gate wideband LNAs

A 2 GHz variable gain low noise amplifier in 0.18-μm CMOS

A broadband folded Gilbert cell CMOS mixer

A broadband CMOS RF receiver for digital broadcasting systems

Similar Documents

RF and mixed signal circuits for a DVB-H receiver

Tunable wideband SAW-less receiver front-end in 65 nm CMOS

Reconfigurable receiver approach for future wireless terminals

A methodology to design bulk-driven mixer with harmonic mixing rejection

UHF RF Front-End Circuits in 0.35-μm Silicon on Insulator (SOI) CMOS

A 0.7 to 3 GHz wireless receiver front end in 65-nm CMOS with an LNA linearized by positive feedback

A technique for improving gain and noise figure of common-gate wideband LNAs

A 2 GHz variable gain low noise amplifier in 0.18-μm CMOS

A broadband folded Gilbert cell CMOS mixer

A broadband CMOS RF receiver for digital broadcasting systems