NDLI: A novel approach to crosstalk noise analysis in CMOS inverter driven coupled RLC interconnects

Content Provider	IEEE Xplore Digital Library
Author	Paidimarry, C.S. Kumar, B.P. Katkoori, S.
Copyright Year	2013
Description	Author affiliation: Dept. of CSE, Univ. of South Florida, Tampa, FL, USA (Katkoori, S.) \|\| Dept. of ECE, Osmania Univ., Hyderabad, India (Paidimarry, C.S.; Kumar, B.P.)
Abstract	The performance of modern integrated circuits is significantly influenced by coupling effects of interconnects. Crosstalk noise must therefore be analyzed in the early stage of design to develop reliable VLSI interconnects. In this paper, we present a closed form crosstalk noise estimation technique to coupled RLC interconnects based on coupled transmission line theory and Fourier series analysis. The salient features of our model include accuracy, computational efficiency and continuous time domain solution. We analyze the impact of finite resistance in coupled RLC interconnects. The nonlinear behavior of the driver (CMOS inverter) is captured well in the proposed model. We introduce a novel technique to model CMOS inverter, namely MRLM (Multiple Ramp Library Model). It replaces the nonlinear driver into its equivalent RC model. The resultant circuit resembles with the simple coupled RLC interconnect in the absence of inverters and hence the same analysis is extended after the replacement. Based on our continuous time defined models, we derive analytical models for delay and energy dissipation due to interconnect. In addition, this work emphasizes on improving the performance namely computational efficiency. Simulations of our analytical models and SPICE are demonstrated by assuming different sets of line parameters. It is shown from the numerical results that our estimates match closely with that of SPICE simulations at a mean estimation error of 2.25 percentage.
Starting Page	1
Ending Page	6
File Size	523647
Page Count	6
File Format	PDF
e-ISBN	9781479922758
DOI	10.1109/INDCON.2013.6726011
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-12-13
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Computational modeling Energy Dissipation in coupled circuits Integrated circuit interconnections Crosstalk Fourier series analysis Inverters Analytical Delay Model Semiconductor device modeling Crosstalk Noise Nonlinear Driver RLC Modeling CMOS integrated circuits Integrated circuit modeling Computational Complexities Lossy Transmission Line
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Gain-based Cell Delay Modeling

Efficient coupled noise estimation for RLC on-chip interconnect

Crosstalk Analysis for a CMOS-Gate-Driven Coupled Interconnects

Crosstalk Analysis of Simultaneously Switching Inductively and Capacitively Coupled Interconnects Driven by CMOS Gate

Crosstalk noise model for shielded interconnects in VLSI-based circuits

Crosstalk noise in future digital CMOS circuits

Optimum wire tapering for minimum power dissipation in RLC interconnects

Nonlinear macromodels of large coupled interconnect networks

Gate delay calculation considering the crosstalk capacitances

A novel approach to crosstalk noise analysis in CMOS inverter driven coupled RLC interconnects

Similar Documents

Gain-based Cell Delay Modeling

Efficient coupled noise estimation for RLC on-chip interconnect

Crosstalk Analysis for a CMOS-Gate-Driven Coupled Interconnects

Crosstalk Analysis of Simultaneously Switching Inductively and Capacitively Coupled Interconnects Driven by CMOS Gate

Crosstalk noise model for shielded interconnects in VLSI-based circuits

Crosstalk noise in future digital CMOS circuits

Optimum wire tapering for minimum power dissipation in RLC interconnects

Nonlinear macromodels of large coupled interconnect networks

Gate delay calculation considering the crosstalk capacitances

A novel approach to crosstalk noise analysis in CMOS inverter driven coupled RLC interconnects