NDLI: Network Centric Systems for Space Applications

Content Provider	IEEE Xplore Digital Library
Author	Montenegro, S. Petrovic, V. Schoof, G.
Copyright Year	2010
Abstract	Serious problems we face within avionics development of every new spacecraft are: the huge cost and long development time due to the interfaces specification, which has to be written and specified for every satellite from scratch. Furthermore we must consider the extremely high costs and almost no post-development reuse of the board computer. Our strategy is what we call network centric computing. We aim to create a spacecraft area network (SCAN) to which all devices and computers are attached. We aim to create a high speed interconnection link definition, which is so simple that it can be implemented and used by each and every one. We have already developed reference implementations, which will be distributed as open source for both field programmable gate array (FPGA) intellectual property (IP) cores and software middleware. The presented SCAN middleware switch is currently in development in Europe as an application specific integrated circuit (ASIC).
Starting Page	146
Ending Page	150
File Size	456714
Page Count	5
File Format	PDF
ISBN	9781424472758
e-ISBN	9781424472765
DOI	10.1109/SPACOMM.2010.32
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-13
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Costs fault-tolerance Integrated circuit interconnections Switches Aerospace electronics Middleware network switch Space vehicles Application specific integrated circuits Satellites radiation-hard Computer networks Field programmable gate arrays middleware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Design of switching blocks tolerating defects/faults in FPGA interconnection resources

A gradual neural network approach for FPGA segmented channel routing problems

Self-Adaptive System Based on Field Programmable Gate Array for Extreme Temperature Electronics

A detailed router for field-programmable gate arrays

Probabilistic analysis of fault tolerance of FPGA switch block array

A field programmable gate array chip with hierarchical interconnection structure

Hyper-Universal Switch Network for FPIC Design

Layout techniques for FPGA switch blocks

A novel fault tolerant approach for SRAM-based FPGAs

Network Centric Systems for Space Applications

Similar Documents

Design of switching blocks tolerating defects/faults in FPGA interconnection resources

A gradual neural network approach for FPGA segmented channel routing problems

Self-Adaptive System Based on Field Programmable Gate Array for Extreme Temperature Electronics

A detailed router for field-programmable gate arrays

Probabilistic analysis of fault tolerance of FPGA switch block array

A field programmable gate array chip with hierarchical interconnection structure

Hyper-Universal Switch Network for FPIC Design

Layout techniques for FPGA switch blocks

A novel fault tolerant approach for SRAM-based FPGAs

Network Centric Systems for Space Applications