NDLI: Novel Zero Crosstalk Encoding/decoding techniques for SOC

Content Provider	IEEE Xplore Digital Library
Author	Majithia, D. Porwal, P. Krishnan, A. Kumar, S. Uma, B.V. Shilpa, D.R.
Copyright Year	2015
Description	Author affiliation: Dept. of Electron. & Commun. Eng., R.V Coll. of Eng., Bangalore, India (Majithia, D.; Porwal, P.; Krishnan, A.; Kumar, S.; Uma, B.V.; Shilpa, D.R.)
Abstract	Today's high density fabrications on chip have resulted in closer interconnects. As a downside, external radiation, crosstalk coupling, supply voltage fluctuations, temperature variations, electromagnetic interference (EMI) or combinations of these manufacturing defects have increased. Of these the major concern is that of crosstalk and its consequences. In the past, multiple techniques such as shielding, use of repeaters and guard rings were proposed to alleviate the undesired signal transitions. These bygone techniques where debunked since implementing them resulted in additional wires which increases routing area. These shortcomings laid the path towards innovative encoding schemes like the No Adjacent Transitions (NAT), Boundary Shift Coding (BSC) and Bus invert technique etc. This paper proposes a novel Zero Crosstalk Encoding Scheme and explores its potential applications to alleviate the concerns of crosstalk in decisive communication modules. The Zero Crosstalk Scheme generates codes which results in a 100% reduction in unenviable signaling transitions for Type-3 and Type-4 crosstalk.
Starting Page	968
Ending Page	972
File Size	1922626
Page Count	5
File Format	PDF
e-ISBN	9781479980475
DOI	10.1109/IADCC.2015.7154848
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-06-12
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Couplings crosstalk Crosstalk Very large scale integration Capacitance Encoding System-on-chip Decoding encoding scheme signal transition
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A novel bus encoding scheme from energy and crosstalk efficiency perspective for AMBA based generic SoC systems

An optimization of bus interconnects pitch for low-power and reliable bus encoding scheme

A new bus coding technique to minimize crosstalk in VLSI bus

Novel input coding technique for high-precision LUT-based multiplication for DSP applications

System-on-a-chip architecture for W-CDMA baseband modem LSI

A Novel Encoding Scheme for Low Power in Network on Chip Links

Transition reduction in memory buses using sector-based encoding techniques

Performance-driven crosstalk elimination at post-compiler level

Irredundant address bus encoding techniques based on adaptive codebooks for low power

Novel Zero Crosstalk Encoding/decoding techniques for SOC

Similar Documents

A novel bus encoding scheme from energy and crosstalk efficiency perspective for AMBA based generic SoC systems

An optimization of bus interconnects pitch for low-power and reliable bus encoding scheme

A new bus coding technique to minimize crosstalk in VLSI bus

Novel input coding technique for high-precision LUT-based multiplication for DSP applications

System-on-a-chip architecture for W-CDMA baseband modem LSI

A Novel Encoding Scheme for Low Power in Network on Chip Links

Transition reduction in memory buses using sector-based encoding techniques

Performance-driven crosstalk elimination at post-compiler level

Irredundant address bus encoding techniques based on adaptive codebooks for low power

Novel Zero Crosstalk Encoding/decoding techniques for SOC