NDLI: A Reconfigurable NoC Platform Incorporating Real-Time Task Management Technique for H/W-S/W Codesign of Network Protocols

Content Provider	IEEE Xplore Digital Library
Author	Byounghoon Kim Youngmann Kim Donggeon Lee Sungwoo Tak
Copyright Year	2008
Description	Author affiliation: Sch. of Comput. Sci. & Eng., Pusan Nat. Univ., Busan (Byounghoon Kim; Youngmann Kim; Donggeon Lee; Sungwoo Tak)
Abstract	This paper presents the RCP (reconfigurable hardware-software codesign platform incorporating real-time task management technique) for hardware-software codesign of network protocols in SoC (system-on-chip) based system. In the RCP, we decompose a network protocol suite into real-time application-specific and reconfigurable hardware and software tasks. Such a task decomposition technique can improve co-design productivity by supporting the modularity and reuse of complex network protocol cores, thus enabling a higher level of abstraction in architectural modeling of network protocol specifications. Besides, the RCP provides coarse-grained and fine-grained real-time processing simultaneously for given application-specific real-time requirements. The coarse-grained real-time processing is supported at a level of task unit to enable real-time scheduling of network tasks. The fine-grained real-time processing is achieved at a level of a piece of data frame unit to enable real-time communication between decomposed tasks. A case study based on experiments is conducted to illustrate the application and efficiency of the proposed technique by implementing it in the Altera EPXA4 which is a commercial SoC platform.
Starting Page	238
Ending Page	243
File Size	348308
Page Count	6
File Format	PDF
ISBN	9780769534275
DOI	10.1109/UMC.2008.55
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-10-13
Publisher Place	Australia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems Protocols Hardware-Software Codesign NoC SoC Switches Hardware Software IP networks System-on-a-chip
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A Novel Hardware-Software Codesign of Network Protocol Stacks on a SoC Platform

Evaluation of a Hardware-Software Codesign Technique of Network Protocol Stacks

Hardware-Software Debugging Techniques for Reconfigurable Systems-on-Chip

A real-time hardware-software codesign technique of network protocols to provide QoS

Hardware-software codesign and coverification methodology for dynamically reconfigurable system-on-chips 1.

Multitasking in hardware-software codesign for reconfigurable computer (2003)

Networks on Chip as Hardware Components of an OS for Reconfigurable Systems (2003)

Fault-tolerant dynamically reconfigurable NoC-based SoC

DCM: An IP for the autonomous control of optical and electrical reconfigurable NoCs

A Reconfigurable NoC Platform Incorporating Real-Time Task Management Technique for H/W-S/W Codesign of Network Protocols

Similar Documents

A Novel Hardware-Software Codesign of Network Protocol Stacks on a SoC Platform

Evaluation of a Hardware-Software Codesign Technique of Network Protocol Stacks

Hardware-Software Debugging Techniques for Reconfigurable Systems-on-Chip

A real-time hardware-software codesign technique of network protocols to provide QoS

Hardware-software codesign and coverification methodology for dynamically reconfigurable system-on-chips 1.

Multitasking in hardware-software codesign for reconfigurable computer (2003)

Networks on Chip as Hardware Components of an OS for Reconfigurable Systems (2003)

Fault-tolerant dynamically reconfigurable NoC-based SoC

DCM: An IP for the autonomous control of optical and electrical reconfigurable NoCs

A Reconfigurable NoC Platform Incorporating Real-Time Task Management Technique for H/W-S/W Codesign of Network Protocols