NDLI: Low-jitter transmission code for 4-PAM signaling in serial links

Content Provider	IEEE Xplore Digital Library
Author	Hsiao-Yun Chen Chih-Hsien Lin Shyh-Jye Jou
Copyright Year	2004
Description	Author affiliation: Dept. of Electr. Eng., Nat. Central Univ., Chung-li, Taiwan (Hsiao-Yun Chen; Chih-Hsien Lin; Shyh-Jye Jou)
Abstract	In this paper, we propose a new low-jitter transmission code for 4-PAM signaling in serial links. It is "8B/10B like code" which preserves all good properties of the 8B/10B code, such as DC balanced of the serial data and guaranteed enough transitions in the symbol stream for clock recovery. Further, it is effective to reduce the jitter of timing recovery and consumes half the bandwidth to transmit in 4-PAM. The design results using TSMC 0.25 /spl mu/m process shows that it can reduce the jitter of the transition time by /spl plusmn/ 25%. The operation speed of the 8B/10B like encoder/decoder is 500 MHz with 16-bit inputs (8 Gbps) and 476 MHz with 16-bit outputs (7.6 Gbps).
Sponsorship	IEEE Solid-State Circuit Soc. IEEE SSCS Region 10 Chapters
Starting Page	334
Ending Page	337
File Size	326217
Page Count	4
File Format	PDF
ISBN	078038637X
DOI	10.1109/APASIC.2004.1349488
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-08-05
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Timing jitter Phase noise Ethernet networks Bandwidth Signal generators Decoding Data communication Optical pulse generation Signal design Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

DC-Balance Low-Jitter Transmission Code for 4-PAM Signaling

A new time-based architecture for serial communication links

High-speed serial differential signaling links with commercial equalizer

HIGH-SPEED TRANSCEIVER DESIGN IN CMOS USING MULTI-LEVEL (4-PAM) SIGNALING (2002)

10 Gbit/s on-off-keying RZ data generation using a self-feedback pulsating FPLD

Timing-jitter reduction by demultiplexed-feedback clock recovery in a 160 Gbaud serial data transmission system

Addressing emerging test challenges for multilevel signaling devices

Clock source-limited low jitter, subterahertz signal generation from mode-locked semiconductor laser controlled by phase locked loop (PLL) with photonic downconversion

Amplitude noise and timing jitter of pulses generated by supercontinuum spectrum-slicing for data-regeneration and TDM/WDM applications

Low-jitter transmission code for 4-PAM signaling in serial links

Similar Documents

DC-Balance Low-Jitter Transmission Code for 4-PAM Signaling

A new time-based architecture for serial communication links

High-speed serial differential signaling links with commercial equalizer

HIGH-SPEED TRANSCEIVER DESIGN IN CMOS USING MULTI-LEVEL (4-PAM) SIGNALING (2002)

10 Gbit/s on-off-keying RZ data generation using a self-feedback pulsating FPLD

Timing-jitter reduction by demultiplexed-feedback clock recovery in a 160 Gbaud serial data transmission system

Addressing emerging test challenges for multilevel signaling devices

Clock source-limited low jitter, subterahertz signal generation from mode-locked semiconductor laser controlled by phase locked loop (PLL) with photonic downconversion

Amplitude noise and timing jitter of pulses generated by supercontinuum spectrum-slicing for data-regeneration and TDM/WDM applications

Low-jitter transmission code for 4-PAM signaling in serial links