NDLI: FPGA based design for motion vector predicton in H.264/AVC encoders targeting HD1080p resolution

Content Provider	IEEE Xplore Digital Library
Author	Palomino, D. Sampaio, F. Bampi, S. Susin, A. Agostini, L.
Copyright Year	2012
Description	Author affiliation: Group of Architectures and Integrated Circuits - GACI, Federal University of Pelotas - UFPel, Pelotas, Brazil (Agostini, L.) \|\| Microelectronics Group - GME, Federal University of Rio Grande do Sul - UFRGS, Porto Alegre, Brazil (Palomino, D.; Sampaio, F.; Bampi, S.; Susin, A.)
Abstract	Motion vector coding is an important issue in low bitrate video coding, since it relatively increases the efficiency of modern video encoders. The motion vector prediction exploits the correlation between the motion of neighbor blocks, since they may represent the same object and then present the same movement direction. The motion vector prediction is performed by a difference between the current motion vector and the predictive motion vector (PMV), generated using the neighbor blocks as reference. This way, only the motion vector difference (MVD) is sent to the bit stream. Due to its performance the motion vector prediction is defined as an obligatory tool in the H.264/AVC standard. This work presents a FPGA based hardware architecture for the H.264/AVC motion vector predictor targeting HD1080p resolution. The architecture was described in VHDL and synthesized to Xilinx xc5vlx30 Virtex V FPGA. The results were compared with one motion vector prediction architecture from the literature. Our design has shown better results considering hardware usage and throughput than the related work. Besides, we used a motion estimation and motion compensation architecture composing a whole inter-frame prediction module, to perform a better evaluation of the results generated by our proposed motion vector predictor architecture. The results have shown that our architecture uses few hardware resources and it can process until 52 HD1080p frames per second.
Starting Page	1
Ending Page	6
File Size	246465
Page Count	6
File Format	PDF
ISBN	9781467301848
e-ISBN	9781467301862
DOI	10.1109/SPL.2012.6211785
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-03-20
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Motion estimation FPGA Based Design Computer architecture Vectors Hardware Motion compensation Video Coding H.264/AVC Motion Vector Prediction Field programmable gate arrays Standards
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA design of H.264/AVC intra-frame prediction architecture for high resolution video encoding

A low energy adaptive motion estimation hardware for H.264 Multiview Video Coding

FPGA architectures of the quantization and the dequantization for video encoders

A fast and low-cost fractional motion estimation for H.264/AVC HD1080p coding

Hardware implementation of adaptive motion estimation and compensation for H.264/AVC

Motion Compensation Decoder Architecture for H.264/AVC Main Profile Targeting HDTV

Parallel H.264/AVC Fast Rate-Distortion Optimized Motion Estimation by Using a Graphics Processing Unit and Dedicated Hardware

H.264/AVC Eighth Pixel MC Chrominance interpolation hardware targeting very high resolution videos

Hardware implementation of fast block matching algorithm in FPGA for H.264/AVC

FPGA based design for motion vector predicton in H.264/AVC encoders targeting HD1080p resolution

Similar Documents

FPGA design of H.264/AVC intra-frame prediction architecture for high resolution video encoding

A low energy adaptive motion estimation hardware for H.264 Multiview Video Coding

FPGA architectures of the quantization and the dequantization for video encoders

A fast and low-cost fractional motion estimation for H.264/AVC HD1080p coding

Hardware implementation of adaptive motion estimation and compensation for H.264/AVC

Motion Compensation Decoder Architecture for H.264/AVC Main Profile Targeting HDTV

Parallel H.264/AVC Fast Rate-Distortion Optimized Motion Estimation by Using a Graphics Processing Unit and Dedicated Hardware

H.264/AVC Eighth Pixel MC Chrominance interpolation hardware targeting very high resolution videos

Hardware implementation of fast block matching algorithm in FPGA for H.264/AVC

FPGA based design for motion vector predicton in H.264/AVC encoders targeting HD1080p resolution