NDLI: Design of a High-Throughput Distributed Shared-Buffer NoC Router

Content Provider	IEEE Xplore Digital Library
Author	Ramanujam, R.S. Soteriou, V. Lin, B. Li-Shiuan Peh
Copyright Year	2010
Abstract	Router microarchitecture plays a central role in the performance of an on-chip network (NoC). Buffers are needed in routers to house incoming flits which cannot be immediately forwarded due to contention. This buffering can be done at the inputs or the outputs of a router, corresponding to an input-buffered router (IBR) or an output-buffered router (OBR). OBRs are attractive because they can sustain higher throughputs and have lower queuing delays under high loads than IBRs. However, a direct implementation of an OBR requires a router speedup equal to the number of ports, making such a design prohibitive under aggressive clocking needs and limited power budgets of most NoC applications. In this paper, we propose a new router design that aims to emulate an OBR practically, based on a distributed shared-buffer (DSB) router architecture. We introduce innovations to address the unique constraints of NoCs, including efficient pipelining and novel flow-control. We also present practical DSB configurations that can reduce the power overhead with negligible degradation in performance. The proposed DSB router achieves up to 19% higher throughput on synthetic traffic and reduces packet latency by 60% on average for SPLASH-2 benchmarks with high contention, compared to a state-of-art pipelined IBR. On average, the saturation throughput of DSB routers is within 10% of the theoretically ideal saturation throughput under the synthetic workloads evaluated.
Starting Page	69
Ending Page	78
File Size	1118600
Page Count	10
File Format	PDF
ISBN	9781424470853
e-ISBN	9781424470860
DOI	10.1109/NOCS.2010.17
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-05-03
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Microarchitecture High performance computing Network-on-a-chip Router micro-architecture Computer architecture On-chip interconnection networks Throughput Computer networks Internet Distributed computing Delay Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A High-Throughput Distributed Shared-Buffer NoC Router

Extending the Effective Throughput of NoCs With Distributed Shared-Buffer Routers

A high-throughput distributed shared-buffer noc router.

Extending the effective throughput of nocs with distributed shared-buffer routers.

Design of a dynamic depth high-throughput multi-clock FIFO for the DSPIN

Improving Router Efficiency in Network on Chip Triplet-Based Hierarchical Interconnection Network with Shared Buffer Design

The Performance Evaluation of Link-Sharing Method of Buffer in NoC Router

Increasing the throughput of an adaptive router in network-on-chip (NoC)

Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP)

Design of a High-Throughput Distributed Shared-Buffer NoC Router

Similar Documents

A High-Throughput Distributed Shared-Buffer NoC Router

Extending the Effective Throughput of NoCs With Distributed Shared-Buffer Routers

A high-throughput distributed shared-buffer noc router.

Extending the effective throughput of nocs with distributed shared-buffer routers.

Design of a dynamic depth high-throughput multi-clock FIFO for the DSPIN

Improving Router Efficiency in Network on Chip Triplet-Based Hierarchical Interconnection Network with Shared Buffer Design

The Performance Evaluation of Link-Sharing Method of Buffer in NoC Router

Increasing the throughput of an adaptive router in network-on-chip (NoC)

Design of a Feasible On-Chip Interconnection Network for a Chip Multiprocessor (CMP)

Design of a High-Throughput Distributed Shared-Buffer NoC Router