NDLI: Architecture verification of the SoCWire NoC approach for safe dynamic partial reconfiguration in space applications

Content Provider	IEEE Xplore Digital Library
Author	Osterloh, B. Michalik, H. Fiethe, B. Bubenhagen, F.
Copyright Year	2010
Description	Author affiliation: IDA TU Braunschweig, Hans-Sommer-Str.66, D-38106 Braunschweig (Osterloh, B.; Michalik, H.; Fiethe, B.; Bubenhagen, F.)
Abstract	With the current trend of the ever increasing detector coverage, more precise measurement results of an observed object in space are provided to the scientists. This trend implies also higher data rates and amount of data to be processed by Data Processing Units (DPUs). Classical ground processing steps need to be performed on-board of spacecrafts with the demand by the scientist to be adapted to mission specific requirement. With today high logic density SRAM-based FPGAs, proven solutions for space applications are provided and permit in-flight and dynamic partial reconfigurability in space. For such an enhanced system the system qualification has to be carefully considered to retain the achieved high reliability. With SEU induced errors and glitch effects during dynamic partial reconfiguration the system qualification in a bus-based architecture cannot be guaranteed. Therefore an enhanced architecture is required which provides guaranteed system qualification and supports a high performance DPU architecture. The Network-on-Chip (NoC) approach based SoCWire architecture has been developed to provide these enhanced design goals. This paper presents the SoCWire architecture verification, test and results for safe dynamic partial reconfiguration in space applications. Radiation induced errors and glitch-effects in SRAM-based FPGAs are described and the limitations of bus-based communication architectures are outlined. The NoC paradigm is introduced and its advantage for dynamic reconfigurable systems. The SoCWire architecture will be presented and results of the architecture verification are outlined.
Starting Page	1
Ending Page	8
File Size	199494
Page Count	8
File Format	PDF
ISBN	9781424458875
e-ISBN	9781424458899
e-ISBN	9781424458882
DOI	10.1109/AHS.2010.5546220
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-06-15
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System-on-a-chip Field programmable gate arrays Switches Routing Network topology Topology Space missions
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications

Survey of Dynamically Reconfigurable Network-on-Chip

A modular router architecture desgin for Network on Chip

Hierarchically Heterogeneous Network-on-Chip

A FPGA partial reconfiguration design approach for cognitive radio based on NoC architecture

FPGA-Based Runtime Adaptive Multiprocessor Approach for Embedded High Performance Computing Applications

R2NoC: Dynamically Reconfigurable Routers for Flexible Networks on Chip

A NoC Architecture for high-speed Dynamic Partial Reconfiguration

Dynamic Partial Reconfiguration in Space Applications

Architecture verification of the SoCWire NoC approach for safe dynamic partial reconfiguration in space applications

Similar Documents

SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications

Survey of Dynamically Reconfigurable Network-on-Chip

A modular router architecture desgin for Network on Chip

Hierarchically Heterogeneous Network-on-Chip

A FPGA partial reconfiguration design approach for cognitive radio based on NoC architecture

FPGA-Based Runtime Adaptive Multiprocessor Approach for Embedded High Performance Computing Applications

R2NoC: Dynamically Reconfigurable Routers for Flexible Networks on Chip

A NoC Architecture for high-speed Dynamic Partial Reconfiguration

Dynamic Partial Reconfiguration in Space Applications

Architecture verification of the SoCWire NoC approach for safe dynamic partial reconfiguration in space applications