Please wait, while we are loading the content...
Please wait, while we are loading the content...
Content Provider | IEEE Xplore Digital Library |
---|---|
Author | Deen, M.J. Desouki, M. Faramarzpour, N. |
Copyright Year | 2008 |
Description | Author affiliation: Electr. & Comput. Eng. Dept., McMaster Univ., Hamilton, ON (Deen, M.J.; Desouki, M.; Faramarzpour, N.) |
Abstract | With the advances in deep submicron CMOS technologies, CMOS-based active-pixel sensors (APS) have become a practical alternative to charge-coupled devices (CCD) imaging technology. Key advantages of CMOS image sensors are that they are fabricated in standard CMOS technologies, which allow full integration of the image sensor along with the analog and digital processing and control circuits on the same chip and that they are of low cost. Since there is a practical limit on the minimum pixel size (4~5 mum), then CMOS technology scaling can allow for an increased number of transistors to be integrated into the pixel. Such smart pixels truly show the potential of CMOS technology in imaging applications, especially for high-speed applications. This work discusses various active-pixel sensors (APS) and shows the feasibility of using the DC-level to increase the sensitivity of the pixel for low-level light applications. Avalanche-photodiodes (APDs) are described, in addition to a discussion of the breakdown mechanism and microplasma in avalanche breakdown for single photon APDs. A fully integrated, 16 times 16 pixel CMOS camera-on-a-chip, fabricated in a standard CMOS 0.18 mum technology is also shown in this work. The array is based on 256 APS with a pixel size of 20 mum times 30 mum, a fill-factor of 60% with all digital and analog blocks implemented on-chip. |
Starting Page | 1 |
Ending Page | 6 |
File Size | 754673 |
Page Count | 6 |
File Format | |
ISBN | 9781424425396 |
DOI | 10.1109/EDSSC.2008.4760731 |
Language | English |
Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Publisher Date | 2008-12-08 |
Publisher Place | China |
Access Restriction | Subscribed |
Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Subject Keyword | CMOS image sensors CMOS technology Avalanche breakdown Charge-coupled image sensors Biosensors Charge coupled devices Biomedical imaging CMOS digital integrated circuits CMOS analog integrated circuits CMOS process |
Content Type | Text |
Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
Sl. | Authority | Responsibilities | Communication Details |
---|---|---|---|
1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
Loading...
|