NDLI: Design issues of LC tuned oscillators for integrated transceivers

Please wait, while we are loading the content...

Proceedings Ninth Great Lakes Symposium on VLSI

Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222)

Proceedings of the 8th Great Lakes Symposium on VLSI (Cat. No.98TB100222)

Low power memory architectures for video applications

Reducing power consumption of dedicated processors through instruction set encoding

A low-power high-performance embedded SRAM macrocell

Low-power design of finite field multipliers for wireless applications

Guidelines for use of registers and multiplexers in low power low voltage DSP systems

A bootstrapped NMOS charge recovery logic

Power reducing techniques for clocked CMOS PLAs

Dynamic and short-circuit power of CMOS gates driving lossless transmission lines

A new full adder cell for low-power applications

/spl beta/-driven threshold elements

A VLSI high-performance encoder with priority lookahead

Noise margins of threshold logic gates containing resonant tunneling diodes

600 MHz digitally controlled BiCMOS oscillator (DCO) for VLSI signal processing and communication applications

Stability of a continuous-time state variable filter with op-amp and OTA-C integrators

Multiple-valued logic voltage-mode storage circuits based on true-single-phase clocked logic

CMOS tapered buffer design for small width clock/data signal propagation

Design of clock distribution networks in presence of process variations

Design of an 8:1 MUX at 1.7 Gbit/s in 0.8 /spl mu/m CMOS technology

Issues in the design of domino logic circuits

A novel 1.5-V CMOS mixer

Analysis of adaptive CMOS down conversion mixers

Artificial neural network electronic nose for volatile organic compounds

A VLSI self-compacting buffer for DAMQ communication switches

A dictionary machine emulation on a VLSI computing tree system

Modeling and analysis of the difference-bit cache

Modeling of shift register-based ATM switch

An architecture of full-search block matching for minimum memory bandwidth requirement

MPEG-2 video decoder for DVD

A self timed asynchronous router for an heterogeneous parallel machine

Non-refreshing analog neural storage tailored for on-chip learning

Residue to binary number converters for (2/sup n/-1, 2/sup n/, 2/sup n/+1)

The design of residue number system arithmetic units for a VLSI adaptive equalizer

An efficient residue to weighted converter for a new residue number system

The Chinese Abacus method: can we use it for digital arithmetic?

Merged arithmetic for computing wavelet transforms

Digital arithmetic using analog arrays

A combined interval and floating point multiplier

Test compaction for synchronous sequential circuits by test sequence recycling

Random self-test method applications on PowerPC/sup TM/ microprocessor caches

A unified approach for a time-domain built-in self-test technique and fault detection

VHDL testability analysis based on fault clustering and implicit fault injection

I/sub DD/ waveforms analysis for testing of domino and low voltage static CMOS circuits

A design-for-testability technique for detecting delay faults in logic circuits

Development of a CMOS cell library for RF wireless and telecommunications applications

Design issues of LC tuned oscillators for integrated transceivers

Novel simple models of CML propagation delay

Next generation narrowband RF front-ends in silicon IC technology

Low voltage low power CMOS AGC circuit for wireless communication

A continuous-time switched-current /spl Sigma//spl Delta/ modulator with reduced loop delay

An exact input encoding algorithm for BDDs representing FSMs

Maximum current estimation in programmable logic arrays

Mutually disjoint signals and probability calculation in digital circuits

Identifying high-level components in combinational circuits

Local optimality theory in VLSI channel routing: composite cyclic vertical constraints

Linear transformations and exact minimization of BDDs

Timed supersetting and the synthesis of large telescopic units

Tabu search based circuit optimization

On the characterization of multi-point nets in electronic designs

HOOVER: hardware object-oriented verification

MDG-based verification by retiming and combinational transformations

Practical considerations in formal equivalence checking of PowerPC microprocessors

Practical approaches to the automatic verification of an ATM switch fabric using VIS

Performance optimization of self-timed circuits

Stochastic evolution algorithm for technology mapping

RCRS: a framework for loop scheduling with limited number of registers

A quantitative study of the benefits of area-I/O in FPGAs

Top-down design using cycle based simulation: an MPEG A/V decoder example

Low-power driven scheduling and binding

Effective capacitance macro-modelling for architectural-level power estimation

A methodology for high level power estimation and exploration

How to transform an architectural synthesis tool for low power VLSI designs

Sharing electronic design data via semantic spaces

VHDL-based EDA tool implementation with Java

Standard data representations for VLSI algorithm development

A storage structure for graph-oriented databases using an array of element types

Proceedings Great Lakes Symposium on VLSI

Proceedings of the Sixth Great Lakes Symposium on VLSI

Proceedings. Fifth Great Lakes Symposium on VLSI

Proceedings of 4th Great Lakes Symposium on VLSI

[1993] Proceedings Third Great Lakes Symposium on VLSI-Design Automation of High Performance VLSI Systems

[1992] Proceedings of the Second Great Lakes Symposium on VLSI

[1991] Proceedings. First Great Lakes Symposium on VLSI

Design issues of LC tuned oscillators for integrated transceivers

Content Provider	IEEE Xplore Digital Library
Author	Samori, C. Lacaita, A.L. Vita, P. Zanchi, A.
Copyright Year	1998
Description	Author affiliation: Dipt. di Elettronica e Inf., Politecnico di Milano, Italy (Samori, C.)
Abstract	VCO for wireless receivers must fulfil tight requirements of phase noise and their complete integration in silicon VLSI technologies is still an open issue due to the low quality factor of the inductors. In this paper we address some of the constraints met in the design of low noise oscillator stages: the tank topology and its quality factor, the dynamics of the transconductor stage and its loading effects, the limitation resulting from the AM-to-PM conversion.
Starting Page	264
Ending Page	269
File Size	76015
Page Count	6
File Format	PDF
ISBN	0818684097
ISSN	10661395
DOI	10.1109/GLSV.1998.665253
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1998-02-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Transceivers Q factor Voltage-controlled oscillators Phase noise Silicon Very large scale integration Inductors Topology Transconductors
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in