NDLI: Symbolic macro test for DSP systems applied to a voice coder application

Content Provider	IEEE Xplore Digital Library
Author	Steensma, J. Vanhoof, B. Cathoor, F. de Man, H.
Copyright Year	1993
Description	Author affiliation: IMEC, Leuven, Belgium (Steensma, J.; Vanhoof, B.; Cathoor, F.; de Man, H.)
Abstract	The authors present a hierarchical symbolic macro test approach for heterogeneous systems applied to a complex voice coder application. This design has been generated with the Cathedral high-level synthesis environment and obeys the Macro design and test concept. The proposed test approach starts by generating the test set for all the primitive macro's (PLAs, ROMs, RAMs, data path building blocks, multi-level logic FSMs) using dedicated test generation tools. Then these test sets are assembled at the data path and system level using our new symbolic macro test method to obtain a test program for the whole voice coder chip. The method efficiently supports partial scan, reconvergent paths, varying word lengths of connections and test compaction.
Starting Page	215
Ending Page	223
File Size	472941
Page Count	9
File Format	PDF
ISBN	0780309960
DOI	10.1109/VLSISP.1993.404485
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1993-10-20
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	System testing Digital signal processing Logic testing Test pattern generators Libraries Read only memory Control systems Hardware Automatic test pattern generation Automatic testing
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Test Strategy For The Signal Processor KISS16

An Open Modular Test Concept for the DSP KISS-16V2

Testability features for a submicron voice-coder ASIC

New reseeding technique for LFSR-based test pattern generation

Reconfigurable hardware for pseudoexhaustive test

Scan encoded test pattern generation for BIST

An improved pattern generation for Built-in Self-test design based on boundary-scan reseeding

Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead

Test pattern generation for width compression in BIST

Symbolic macro test for DSP systems applied to a voice coder application

Similar Documents

Test Strategy For The Signal Processor KISS16

An Open Modular Test Concept for the DSP KISS-16V2

Testability features for a submicron voice-coder ASIC

New reseeding technique for LFSR-based test pattern generation

Reconfigurable hardware for pseudoexhaustive test

Scan encoded test pattern generation for BIST

An improved pattern generation for Built-in Self-test design based on boundary-scan reseeding

Self Testing SoC with Reduced Memory Requirements and Minimized Hardware Overhead

Test pattern generation for width compression in BIST

Symbolic macro test for DSP systems applied to a voice coder application