NDLI: Analytical dynamic time delay model of strongly coupled RLC interconnect lines dependent on switching

Content Provider	IEEE Xplore Digital Library
Author	Seongkyun Shin Yungseon Eo Eisenstadt, W.R. Jongin Shim
Copyright Year	2004
Description	Author affiliation: Dept. of Electr. & Comput. Eng., Hanyang Univ., Kyungki-Do, South Korea (Seongkyun Shin; Yungseon Eo)
Abstract	In today's UDSM(ultra-deep-sub-micron)-process-technology-based ICs, dynamic delay variations of strongly coupled lines (due to neighboring net switching activity) make static timing analysis problematic. In this paper, new analytical timing models for RLC coupled lines are presented and their accuracy is verified. Coupled interconnect lines are decoupled into an effective single line model by using effective capacitances and effective inductances corresponding to switching activity. Their signal transient waveforms of the effective single line models are determined by exploiting the TWA (Traveling-wave-based Waveform Approximation) technique. This is followed by single line analytical timing model development. It is shown that the models have excellent agreement with SPICE simulations for various circuit performance parameters such as line pitch, line length, driver/receiver size, IMD-thickness, and aspect ratio.
Sponsorship	IEEE Electron Devices Soc. IEEE Componants, Packaging and Manufacturing Technol. Soc.
Starting Page	337
Ending Page	342
File Size	397239
Page Count	6
File Format	PDF
ISBN	0769520936
DOI	10.1109/ISQED.2004.1283697
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2004-03-22
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Coupled mode analysis Delay effects Timing Integrated circuit interconnections Analytical models Capacitance SPICE Circuit simulation Circuit optimization Driver circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Efficient signal integrity verification method of multi-coupled RLC interconnect lines with asynchronous circuit switching

An efficient analytical model of coupled on-chip RLC interconnects

An interconnect insensitive linear time-varying driver model for static timing analysis

From packaging to fast timing simulators

RC-interconnect macromodels for timing simulation

Modeling and simulation of RLC interconnect effects with the AWE method

Impact of inductance and routing orientation on timing performances of coupled interconnect lines

Elmore's approximations based explicit delay and rise time model for distributed RLC on-chip VLSI global interconnect

Interconnect design using convex optimization

Analytical dynamic time delay model of strongly coupled RLC interconnect lines dependent on switching

Similar Documents

Efficient signal integrity verification method of multi-coupled RLC interconnect lines with asynchronous circuit switching

An efficient analytical model of coupled on-chip RLC interconnects

An interconnect insensitive linear time-varying driver model for static timing analysis

From packaging to fast timing simulators

RC-interconnect macromodels for timing simulation

Modeling and simulation of RLC interconnect effects with the AWE method

Impact of inductance and routing orientation on timing performances of coupled interconnect lines

Elmore's approximations based explicit delay and rise time model for distributed RLC on-chip VLSI global interconnect

Interconnect design using convex optimization

Analytical dynamic time delay model of strongly coupled RLC interconnect lines dependent on switching