Please wait, while we are loading the content...
Please wait, while we are loading the content...
Content Provider | IEEE Xplore Digital Library |
---|---|
Author | Yu-Chia Liu Ming-Han Tsai Tsung-Lin Tang Weileun Fang |
Copyright Year | 2011 |
Description | Author affiliation: Dept. of Power Mechanical Engineering, National Tsing Hua University, Hsinchu, Taiwan (Tsung-Lin Tang) || Inst. of NanoEngineering and MicroSystems, National Tsing Hua University, Hsinchu, Taiwan (Yu-Chia Liu; Ming-Han Tsai; Weileun Fang) |
Abstract | This study presents a simple approach to improve the performance of CMOS-MEMS capacitive accelerometer by means of the post-CMOS metal electroplating process. The metal layer can be selectively electroplated on the MEMS structures at low temperature; and the thickness of metal layer can be easily adjusted by process. Thus, the performance of capacitive accelerometer (i.e., structure deformation, sensitivity) can be improved significantly. In application, the designed accelerometers have been implemented using (1) standard TSMC CMOS 0.35µm 2P4M process, (2) Ti/Au seed-layer deposition/patterning by Asia Pacific Microsystems Inc. (apm), MEMS foundry, and (3) in-house post-CMOS electroplating and releasing processes. Measurements indicate the sensitivity is improved for 2.5-fold, and noise is decreased near 2.5-fold after Ni electroplating. Moreover, unwanted structure deformation due to the temperature variation is significantly suppressed by electroplated Ni. |
Starting Page | 1002 |
Ending Page | 1005 |
File Size | 2124449 |
Page Count | 4 |
File Format | |
ISBN | 9781457701573 |
e-ISBN | 9781457701566 |
DOI | 10.1109/TRANSDUCERS.2011.5969153 |
Language | English |
Publisher | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Publisher Date | 2011-06-05 |
Publisher Place | China |
Access Restriction | Subscribed |
Rights Holder | Institute of Electrical and Electronics Engineers, Inc. (IEEE) |
Subject Keyword | Nickel Accelerometers Sensitivity CMOS integrated circuits Temperature measurement Micromechanical devices Frequency measurement Accelerometer CMOS-MEMS Electroplating |
Content Type | Text |
Resource Type | Article |
National Digital Library of India (NDLI) is a virtual repository of learning resources which is not just a repository with search/browse facilities but provides a host of services for the learner community. It is sponsored and mentored by Ministry of Education, Government of India, through its National Mission on Education through Information and Communication Technology (NMEICT). Filtered and federated searching is employed to facilitate focused searching so that learners can find the right resource with least effort and in minimum time. NDLI provides user group-specific services such as Examination Preparatory for School and College students and job aspirants. Services for Researchers and general learners are also provided. NDLI is designed to hold content of any language and provides interface support for 10 most widely used Indian languages. It is built to provide support for all academic levels including researchers and life-long learners, all disciplines, all popular forms of access devices and differently-abled learners. It is designed to enable people to learn and prepare from best practices from all over the world and to facilitate researchers to perform inter-linked exploration from multiple sources. It is developed, operated and maintained from Indian Institute of Technology Kharagpur.
Learn more about this project from here.
NDLI is a conglomeration of freely available or institutionally contributed or donated or publisher managed contents. Almost all these contents are hosted and accessed from respective sources. The responsibility for authenticity, relevance, completeness, accuracy, reliability and suitability of these contents rests with the respective organization and NDLI has no responsibility or liability for these. Every effort is made to keep the NDLI portal up and running smoothly unless there are some unavoidable technical issues.
Ministry of Education, through its National Mission on Education through Information and Communication Technology (NMEICT), has sponsored and funded the National Digital Library of India (NDLI) project.
Sl. | Authority | Responsibilities | Communication Details |
---|---|---|---|
1 | Ministry of Education (GoI), Department of Higher Education |
Sanctioning Authority | https://www.education.gov.in/ict-initiatives |
2 | Indian Institute of Technology Kharagpur | Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project | https://www.iitkgp.ac.in |
3 | National Digital Library of India Office, Indian Institute of Technology Kharagpur | The administrative and infrastructural headquarters of the project | Dr. B. Sutradhar bsutra@ndl.gov.in |
4 | Project PI / Joint PI | Principal Investigator and Joint Principal Investigators of the project |
Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon |
5 | Website/Portal (Helpdesk) | Queries regarding NDLI and its services | support@ndl.gov.in |
6 | Contents and Copyright Issues | Queries related to content curation and copyright issues | content@ndl.gov.in |
7 | National Digital Library of India Club (NDLI Club) | Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach | clubsupport@ndl.gov.in |
8 | Digital Preservation Centre (DPC) | Assistance with digitizing and archiving copyright-free printed books | dpc@ndl.gov.in |
9 | IDR Setup or Support | Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops | idr@ndl.gov.in |
Loading...
|