NDLI: An Integrated High Performance Mixed Signal IF-to-Digital Converter

Please wait, while we are loading the content...

ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)

2013 Proceedings of the ESSCIRC (ESSCIRC)

2012 Proceedings of the ESSCIRC (ESSCIRC)

2011 Proceedings of the ESSCIRC (ESSCIRC)

2010 Proceedings of ESSCIRC

2009 Proceedings of ESSCIRC

ESSCIRC 2008 - 34th European Solid-State Circuits Conference

ESSCIRC 2007 - 33rd European Solid-State Circuits Conference

2006 Proceedings of the 32nd European Solid-State Circuits Conference

Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.

Proceedings of the 30th European Solid-State Circuits Conference

ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)

Proceedings of the 28th European Solid-State Circuits Conference

Proceedings of the 27th European Solid-State Circuits Conference

Proceedings of the 26th European Solid-State Circuits Conference

Proceedings of the 25th European Solid-State Circuits Conference

Proceedings of the 24th European Solid-State Circuits Conference

Proceedings of the 23rd European Solid-State Circuits Conference

ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference

Proceedings of the 22nd European Solid-State Circuits Conference

Conference Organization

Program Committee

Corresponding Members

Table of contents

IC Requirements for Multimedia TV

Analog VLSI Computations

RF Integrated Circuits in Standard CMOS Technologies

Integrated Smart Power Circuits Technology, Design and Application

The Design of a High Performance Low Power Microprocessor

Future Directions in Mobile Communications

Compact Modelling of Submicron CMOS

A 150MHz 5.4mW Track&Hold operated at 3V supply

A 50 MHz, standard CMOS, pulse equalizer for hard disk read channels

20-90 MHz Current-Controlled Sinusoidal Oscillator

A 2.1 MHz Crystal Oscillator Time Base with a Current Consumption under 500 nA

A high speed 0.7μm CMOS PLL circuit for clock/data recovery in interconnection systems

1 Gb/s clock recovery PLL in 0.5 μm CMOS

A Low-Power True Single Phase Clocked (TSPC) Full-Adder

MHITIC: 8-Channels, 1-ns, Multi-Hit Time-to-Digital Converter CMOS Integrated Circuit

A Very Compact 1.0-μm CMOS SC Multirate 2-D Image Filter

A 5.5MHz CMOS Low-Pass Filter using a `Soft-Switched' Transconductor

A Programmable Circuit for Analog Signal Processing

A 3V 1 MHz dynamically biased 100ppm/K temperature-stabilized CMOS continuous-time elliptical low-pass filter

40 GHz Narrow-Band Trans-impedance Trans-admittance Amplifier in InP-HBT Technology

Compact Single 1.5V Supply Four Quadrant Analog CMOS Multiplier using Multiple Input Floating Gate Transistors

CMOS Current Reference without Resistance

Laser Pulse Timing Detector

Low-Power Logic Styles : CMOS vs CPL

Push-pull Pass-transistor Logic Family for Low voltage and Low power

Design Methodology for High Speed and Low Power Digital Circuits with Energy Economized Pass-transistor Logic (EEPL)

The Impact of Transistor Sizing on Power Efficiency in Submicron CMOS Circuits

A Low Noise Thermoelectric Infrared Detector Microsystem in a Digital CMOS Technology

A Monolithically Integrated Two-Axis Magnetic Field Sensor System

A wide temperature range micropower sensor interface circuit

A Low-Noise Low-Drift Transducer ADC

A power-supply decoupling method for mixed-mode low voltage, low power integrated circuits

Considerations about Gaintracking and EMI in a VLSI Mixed Signal BiCMOS Design - A Case Study

A Field Programmable Analog Fuzzy Processor with Enhanced Temperature Performance

A 16 Rules@2.5Mflips Mixed-Signal Programmable Fuzzy Controller CMOS-1μm Chip

Thermally Constrained Placement of Analog and Smart Power Integrated Circuits

VHDL timing model for CMOS semicustom branch-based logic cells

A PAL/NTSC Digital Video Encoder on 0.6um CMOS with 66dB typ SNR, 0.4% Diff. Gain and 0.2° Diff. Phase

A 1nA-Photocurrent Optical Receiver used in Fire and Smoke Detection Systems

A 3v 0.5 μm CMOS A/D Audio Processor for a Microphone Array

COCA: an On Line Control IC for Watch Stepping Motors

A Memory-based Parallel Processor for Vector Quantization

An Asynchronous 16*16 Pixel Array-Processor for Morphological Filtering of Greyscale Images

VLSI implementation of a bi-processor architecture for generic subband coding

A Data-Driven IDCT Architecture for Low Power Video Applications

A Double Quadrature Topology for High Accuracy Upconversion in CMOS Transmitters

A 3.3V Power Adaptive 1244 / 622 / 155 MHz PLL

CMOS/SIMOX-RF-Frontend for 1.7GHz

A Low Voltage Evaluation of a 1.9 GHz Silicon MOSFET Gilbert Cell Downconversion Mixer

A 10.7-MHz N-Path Fourth-Order Bandpass Sigma-Delta Modulator

A 10-bit 50MS/s 300mW A/D Converter using Reference Feed-Forward Architecture

14 bit ΣΔ A Modulator with Multi Bit Feedback

The 16×622 Mbits/s COM16M: the PRELUDE switch architecture integrated into a 6-million transistor monochip

A 100Mb/sec. Multi-LAN Crosspoint Chip Set For Cable Management

A Multi-Level QAM Demodulator LSI with Wideband Carrier Recovery and Dual Equalizing Mode

An Integrated High Performance Mixed Signal IF-to-Digital Converter

Analog Baseband-IC for Dual Mode Direct Conversion Receiver

A 96dB SNR -75dB THD switched-capacitor filter for 16bit audio codec applications

A Monolithic 19-Bit 800 Hz Low Power Multi-Bit Sigma Delta CMOS ADC using Data Weighted Averaging

A Switched Opamp 1.5V - 100μW ΔΣ Modulator with 12 bits Dynamic Range

A High-Resolution Current-Mode Sigma-Delta Modulator

A 0.9V Microcontroller for Portable Applications

A 32-bit RISC Microprocessor with integrated DSP Unit

Low-Power Design of an Embedded Microprocessor Core

An Analog Vision Chip for Real Time Motion Computation

A 0.8μm CMOS Programmable Analog-Array-Processing Vision-Chip with Local Logic and Image-Memory

Histogram-Equalization based Adaptive Image Sensor for real-time Vision

10 Gbit/s Throughput Telecommunication Circuits in CMOS

A 2.5Gb/s ATM Label Translator Implemented by Using GaAs Technology

Novel Dual Rail High Voltage Generators for Embedded Flash Memories

High Speed Content Addressable Memory

A CMOS Optical Sensor System Performing Image Sampling on a Hexagonal Grid

A Polarization Contrast Retina Using Patterned Iodine-doped PVA Film

An RMS-DC converter based on the dynamical translinear principle

A DDA-based, fully differential LNA with built in programmable gain and wide input common mode range

Design Methodology for CMOS Gain-Boosted Folded-Cascode OTA with Application to SOI technology

A Current Mirroring BiCMOS Comparator for Low-Voltage, Low-Power Applications

Estimation of Ground Bounce in CMOS Circuits using a Solution to a Damped RLC Network

A Low-Power 14-Bit 2MSample/s Pipelined ADC with On-Chip 32-bit Correction Processor

A Full 12-Bit Switched-Current ΔΣ Modulator with Self-Calibration

An 11-bits 50 kSamples/s Switched-Current DA converter

T0: A Single-Chip Vector Microprocessor with Reconfigurable Pipelines

Communication in a single chip MPEG2 A/V/G decoder for digital set-top box application

A Low-Control-Overhead Asynchronous Differential Equation Solver

A Contactless Read Write Transponder using Low Power EEPROM techniques

A Completely Integrated One-Chip 18 GHz Frequency Synthesizer Using HEMT-Technology

A 3.3V 30mW 200MHz CMOS Upconversion Mixer using Replica Transconductor

A Punctured Viterbi Decoder Compatible with DVB Standards

4 Gbit/s Driver/Multiplexer in 0.8 μm CMOS

Dual Clock Scheme for over 200MHz Synchronous DRAM System

A fully Synchronous Circuit design for embedded DRAM

A High Speed Wide Band SRAM Macro using Complementary Half-Swing Bus Architecture

Analog Temperature Compensation for Capacitive Sensor Interfaces

Ultrasonic Signal Processing Chip For Intraluminal Catheter Based Systems

A Charged Particle Detector for Preserving Temporal Information

Programmable Analog Signal Processor for Polynomial Calibration

Software Check for Power-Down Mode of Analog Circuits

Integration of SABER Simulation Results into the Cadence Framework Database by using the Cell Property Feature

A Low-Voltage Ultra-Low-Power Current-Companding Integrator for Audio Filter Applications

Potential and design of MOSFET-C continuous-time filters in SOI technology

An experiment in low-power cmos semicustom design

31 GHz Static and 39 GHz Dynamic Frequency Divider ICs Using 0.2 μm-AlGaAs/GaAs-HEMTs

A BiCMOS Time-to-Digital Converter with Time Stretching Interpolators

ESSCIRC '95: Twenty-first European Solid-State Circuits Conference

ESSCIRC '94: Twientieth European Solid-State Circuits Conference

ESSCIRC '93: Nineteenth European Solid-State Circuits Conference

ESSCIRC '92: Eighteenth European Solid-State Circuits conference

ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference

ESSCIRC '90: Sixteenth European Solid-State Circuits Conference

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference

ESSCIRC '87: 13th European Solid-State Circuits Conference

ESSCIRC '86: Twelfth European Solid-State Circuits Conference

ESSCIRC '85: 11th European Solid-State Circuits Conference

ESSCIRC '84: Tenth European Solid-State Circuits Conference

ESSCIRC '83: Ninth European Solid-State Circuits Conference

ESSCIRC '82: Eighth European Solid-State Circuits Conference

ESSCIRC '81: 7th European Solid State Circuits Conference

ESSCIRC 80: 6th European Solid State Circuits Conference

Fifth European Solid State Circuits Conference - ESSCIRC 79

ESSCIRC 78: 4th European Solid State Circuits Conference - Digest of Technical Papers

ESSCIRC '77: 3rd European Solid State Circuits Conference

ESSCIRC 76: 2nd European Solid State Circuits Conference

1975 First European Solid State Circuits Conference (ESSCIRC)

An Integrated High Performance Mixed Signal IF-to-Digital Converter

Content Provider	IEEE Xplore Digital Library
Author	Bezzam, Ignatius Stoichita, Ion
Copyright Year	1996
Description	Author affiliation: Raytheon Semiconductor, Mountain View, California (Bezzam, Ignatius; Stoichita, Ion)
Abstract	A single `chip' IF-to-Digital converter sub-system containing Low Noise Amplifiers, AGC, down-conversion mixers, oscillators, baseband amplifiers, references and an A/D converte is presented. Mixed analog-digital circuit design and packaging techniques achieve a high level of integration using standard semiconductor processes. Measured results show that the IC can operate on IF signals between 30MHz-85MHz and decode transmissions up to 64QAM either in NTSC or PAL systems. Key performance factors include 63dB stable gain, 50dB IMD3, 40dB AGC range, 9dB input Noise Figure and 40Msps A/D conversion rate.
Starting Page	240
Ending Page	243
File Size	371955
Page Count	4
File Format	PDF
ISBN	2863321978
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1996-09-17
Publisher Place	Switzerland
Access Restriction	Subscribed
Rights Holder	Editions Frontiers
Subject Keyword	Low-noise amplifiers Integrated circuit noise Semiconductor device noise Oscillators Baseband Analog-digital conversion Circuit synthesis Semiconductor device packaging Semiconductor device measurement Integrated circuit measurements
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in