NDLI: A High-Speed Wave Digital Filter using Carry-Save Arithmetic

Please wait, while we are loading the content...

ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC)

ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC)

2013 Proceedings of the ESSCIRC (ESSCIRC)

2012 Proceedings of the ESSCIRC (ESSCIRC)

2011 Proceedings of the ESSCIRC (ESSCIRC)

2010 Proceedings of ESSCIRC

2009 Proceedings of ESSCIRC

ESSCIRC 2008 - 34th European Solid-State Circuits Conference

ESSCIRC 2007 - 33rd European Solid-State Circuits Conference

2006 Proceedings of the 32nd European Solid-State Circuits Conference

Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005.

Proceedings of the 30th European Solid-State Circuits Conference

ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705)

Proceedings of the 28th European Solid-State Circuits Conference

Proceedings of the 27th European Solid-State Circuits Conference

Proceedings of the 26th European Solid-State Circuits Conference

Proceedings of the 25th European Solid-State Circuits Conference

Proceedings of the 24th European Solid-State Circuits Conference

Proceedings of the 23rd European Solid-State Circuits Conference

ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference

ESSCIRC '95: Twenty-first European Solid-State Circuits Conference

ESSCIRC '94: Twientieth European Solid-State Circuits Conference

ESSCIRC '93: Nineteenth European Solid-State Circuits Conference

ESSCIRC '92: Eighteenth European Solid-State Circuits conference

ESSCIRC '91: Proceedings - Seventeenth European Solid-State Circuits Conference

ESSCIRC '90: Sixteenth European Solid-State Circuits Conference

ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference

ESSCIRC '88: Fourteenth European Solid-State Circuits Conference

ESSCIRC '87: 13th European Solid-State Circuits Conference

Thirteenth European Solid-State Circuits Conference

ESSDERC/ESSCIRC Steering Committee

ESSCIRC' 87 Organising Committee

ESSCIRC' 87 Programme Committee

Corresponding Members

Acknowledgement

Table of contents

Electronic Neural Networks: A New Class of Computing Hardware

A Novel Computational and Signalling Method for VLSI Neural Networks

A ULSI Architecture for Reconfigurable Serial Systems

A Direct Digital Synthesiser with 100MHz Output Capability

Security and Performance Optimization of a new DES data encryption chip

A CMOS Analog Continuous-Time Delay-Line

A 4-MHz CMOS Continuous-Time Filter with On-Chip Automatic Tuning

A High-Speed Wave Digital Filter using Carry-Save Arithmetic

An Integrated Two-Wire Transmitter with Intrinsic Temperature Sensing Capability

High Performance Bi-CMOS Technology and its Applications

4Mb DRAM Circuit Features

Getting Closer to True CMOS-Circuits in a 4 M-DRAM

A 3-Transistor DRAM Line Memory for the Video Processor

On the Implementation of Content-Addressable Memories for VLSI CMOS Chip Architectures

GaAs ICs for High Speed Signal Processing

A GaAs 4-Stage Serial Multiplier in Self-Aligned Technology

1000 Equivalent Gates GaAs BFL Gate Array

A Fully ECL Compatible GaAs Standard Cell Library

Analog integrated circuits with high dynamic range

4 bit 1 Gsample/s Silicon Bipolar A/D Converter

A CMOS 120 mW 8-bit Voltage Output Video DAC using a Current-Cell Matrix

A Second-Order High-Resolution Incremental A/D Converter with Offst and Charge Injection Compensation

An Adaptive Line Equalizer for an ISDN Two-Wire Interface

An Adaptive Line Equalizer LSI for ISDN Subscriber Loops

A Bipolar 144 kbit/s ISDN Line Interface using Pulse Density Modulation

A New CMOS Current Reference

A Low Distortion Highly Stable Class AB Output Stage for Monolithic Power Amplifiers

Digitally-Programmable Accurate Current Sources for Implementation in Controllable Logarithmic Amplifiers and Attenuators

Fully Line-Fed Hand-Free Telephone Set

Low Biasing High Efficiency SMPS for SLIC Application

Token Bus Carrierband Modem

GaAs Digital IC's for Multigigabit's Systems

A CMOS VCXO for FM Stereo Decoders

PLL-Clockgenerator for Two Marginally Spaced Frequencies

A Very Precise Micropower 2 MHZ Quartz Oscillator

A Ram based Circuit for Colour Difference Interpolation of a MAC - Type Video Signal

A Systolic-Like Multiprocessor for Real-Time Orthogonal Transform on TV Images

10MHz 64 Bit Error Tolerant Signature Recognition Circuit

GIGABIT/S Silicon Bipolar ICs for Future Optical-Fiber Transmission Systems

Cameleon, a Process Tolerant Symbolic Layout System

Design of a Process Tolerant Cell Library for Regular Structures using Symbolic Layout and Hierarchical Compaction

An Interactive Layout Design System with Real-Time Logical Verification and Parameter Extraction

Second: A VLSI Function Library Compiler

A Layout Design System for Analog Custom LSIs

An HBT's demonstrator for VHSIC's applications: the divider by two

A GaAs Heterojunction Bipolar Transistor ECL Divide by 4 Circuit Operating at Greater than 5.6 GHz

High Performance BFL Frequency Divider Development

Advanced GaAs and Si Integrated Circuits for Microwave Frequency Synthesis

Analysis of GaAs Heterojunction Bipolar Transistor ICs using Passive Detection of Radiative Recombination

Integration of Algorithms in Silicon

The CMOS GATE FOREST: High Performance Semicustom ASIC's for Complex Logic and Memory

The SYCO Control Section Compiler

A Circuit Design and Layout Strategy for Bit-Serial Architectures

C-Testable CMOS Arrays using Charge/Discharge Techniques

Electron Beam Sensitive Devices Design Methods

A 60V CMOS DC/DC-Converter for ISDN Applications

A Novel Offset-Compensated Low-Level Envelope Detector

New Techniques for High-Frequency Precision RMS-DC Conversion

An integrated subharmonic mixer

A CMOS Integrated Circuit for Silicon Strip Detector Readout

ESSCIRC '86: Twelfth European Solid-State Circuits Conference

ESSCIRC '85: 11th European Solid-State Circuits Conference

ESSCIRC '84: Tenth European Solid-State Circuits Conference

ESSCIRC '83: Ninth European Solid-State Circuits Conference

ESSCIRC '82: Eighth European Solid-State Circuits Conference

ESSCIRC '81: 7th European Solid State Circuits Conference

ESSCIRC 80: 6th European Solid State Circuits Conference

Fifth European Solid State Circuits Conference - ESSCIRC 79

ESSCIRC 78: 4th European Solid State Circuits Conference - Digest of Technical Papers

ESSCIRC '77: 3rd European Solid State Circuits Conference

ESSCIRC 76: 2nd European Solid State Circuits Conference

1975 First European Solid State Circuits Conference (ESSCIRC)

A High-Speed Wave Digital Filter using Carry-Save Arithmetic

Content Provider	IEEE Xplore Digital Library
Author	Kleine, U. Bohner, M.
Copyright Year	1987
Description	Author affiliation: Research Laboratories of Siemens AG, ZFE ME 22, Otto-Hahn-Ring 6, D-8000 Munich 83 (Kleine, U.; Bohner, M.)
Abstract	To test the performance of recursive digital filters for high sampling rate applications, such as pulse former filters or filters for intermediate frequencies of TV sets and radios, a bit-parallel third order lowpass filter has been designed and fabricated in a 2 ¿m CMOS technology. This filter has a bireciprocal transfer function and is fully functional at a sampling frequency of 35 MHz. In order to obtain such high frequencies with a recursive filter, a carry-save arithmetic has been used rather than a conventional carry-propagate arithmetic. This gives rise to several realization problems which will be described in this contribution. The prototype chip contains about 9000 transistors and occupies an area of 14.7 $mm^{2}.$
Starting Page	43
Ending Page	46
File Size	877393
Page Count	4
File Format	PDF
ISBN	3800715341
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1987-09-23
Publisher Place	Germany
Access Restriction	Subscribed
Rights Holder	Berlin: VDE-Verlag, 1987
Subject Keyword	Digital filters Digital arithmetic Finite impulse response filter Frequency Sampling methods Lattices Adders Delay effects Propagation delay CMOS technology
Content Type	Text
Resource Type	Article

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in