NDLI: A CMOS motion detector system for pointing devices

Please wait, while we are loading the content...

2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers

2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)

2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers

2012 IEEE International Solid-State Circuits Conference

2011 IEEE International Solid-State Circuits Conference

2010 IEEE International Solid-State Circuits Conference - (ISSCC)

2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers

2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers

2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers

ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005.

2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519)

2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC.

2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)

2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177)

2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056)

1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278)

1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156)

1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers

1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC

Multimedia complex on a chip

Camera on a chip

A 3.3 V 128 Mb multi-level NAND flash memory for mass storage applications

A 140 mm/sup 2/ 64 Mb AND flash memory with a 0.4 /spl mu/m technology

A 98 mm/sup 2/ 3.3 V 64 Mb flash memory with FN-NOR type 4-level cell

Bit-line clamped sensing multiplex and accurate high-voltage generator for 0.25 /spl mu/m flash memories

A 1 Mb 5-transistor/bit non-volatile CAM based on flash-memory technologies

A 3.3 V-only 16 Mb flash memory with row-decoding scheme

A 55 ns 0.35 /spl mu/m 5 V-only 16 M flash memory with deep-power-down

A 1.5 V 900 MHz downconversion mixer

A 2.7 V 900 MHz CMOS LNA and mixer

A 1 W 830 MHz monolithic BiCMOS power amplifier

A 900 MHz integrated discrete-time filtering RF front-end

An 81 MHz IF receiver in CMOS

A 0.25 mW 13 b passive /spl Sigma//spl Delta/ modulator for a 10 MHz IF input

A 150 Mb/s PRML chip for magnetic disk drives

A 130 Mb/s PRML read/write channel with digital-servo detection

A 200 Mb/s PRML read/write channel IC

A 160 MHz front-end IC for EPR-IV PRML magnetic-storage read channels

A CMOS 6 b 200 M sample/s 3 V-supply A/D converter for a PRML read channel LSI

A 200 Mb/s analog DFE read channel

A 200 MHz 9-tap analog equalizer for magnetic disk read channels in 0.6 /spl mu/m CMOS

TCAD for analog circuit applications: virtual devices and instruments

Si/SiGe HBT technology for low-cost monolithic microwave integrated circuits

RF analog and digital circuits in SiGe technology

A 0.5 V SIMOX-MTCMOS circuit with 200 ps logic gate

0.25 /spl mu/m CMOS/SIMOX gate array LSI

0.5 V SOI CMOS pass-gate logic

An analog parallel array processor for real-time sensor signal processing

B/W adaptive image grabber with analog motion vector estimator at 0.3 GOPS

Analog CMOS photosensitive array for solar illumination monitoring

A CMOS motion detector system for pointing devices

128 Mb/s multiport CMOS binary active-pixel image sensor

Custom ASIC VLSI device for asynchronous transfer mode

A chip-set enabling B-ISDN ATM UNI transmission convergence (TC) AAL 3/4-layers, and ATM layer functions

A 5 Gb/s 8/spl times/8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200 MHz LVDS interface

A 2.5 Gb/s 32:1/1:32 SONET mux/demux chip set

2.8 Gb/s 176 mW byte-interleaved and 3.0 Gb/s 118 mW bit-interleaved 8:1 multiplexers

Gigabit complementary HFET communication circuits: 16:1 multiplexer, 1:16 demultiplexer and 16/spl times/16 crosspoint switch

Single chip 4/spl times/500 Mbaud CMOS transceiver

Low-jitter and process independent DLL and PLL based on self biased techniques

A 320 MHz, 1.5 mW at 1.35 V CMOS PLL for microprocessor clock generation

A 360 MHz 3 V CMOS PLL with 1 V peak-to-peak power supply noise tolerance

Digital-phase aligner macro for clock tree compensation with 70 ps jitter

Flow-through latch and edge-triggered flip-flop hybrid elements

A 100 MHz, 0.4 W RISC processor with 200 MHz multiply adder, using pulse-register technique

A 6 ns 1.5 V 4 Mb BiCMOS SRAM

A 400 MHz 4.5 Mb synchronous BiCMOS SRAM with alternating bit-line loads

A 300 MHz, 3.3 V 1 Mb SRAM fabricated in a 0.5 /spl mu/m CMOS process

350 MHz time-multiplexed 8-port SRAM and word size variable multiplier for multimedia DSP

A 1 V 100 MHz 10 mW cache using separated bit-line memory hierarchy and domino tag comparators

A 2 ns zero wait state, 32 kB semi-associative L1 cache

A 500 MHz 288 kb CMOS SRAM macro for on-chip cache

A 200 MHz 256 kB second level cache with 1.6 GB/s data bandwidth

A low-power video-rate pyramid VQ decoder

Low-power video encoder/decoder chip set for digital VCRs

A 0.9 V 150 MHz 10 mW 4 mm/sup 2/ 2-D discrete cosine transform core processor with variable-threshold-voltage scheme

A 1 V multi-threshold voltage CMOS DSP with an efficient power management technique for mobile phone application

A programmable codec signal processor

Baseband filters for IS-95 CDMA receiver applications featuring digital automatic frequency tuning

An adaptive cable equalizer for serial digital video rates to 400 Mb/s

256/spl times/256 CMOS active pixel sensor camera-on-a-chip

A 128/spl times/128-pixel standard CMOS image sensor with electronic shutter

360/spl times/360-element very-high-frame-rate burst image sensor

A 1/4 inch 330 k square pixel progressive-scan IT-CCD image sensor with submicrometer channel width

A CMOS front-end for CCD cameras

A 9 b charge-to-digital converter for integrated image sensors

A 2.7 in. 1.3 MPixel driver-integrated poly-Si TFT-LCD for multimedia projectors

NRZ timing recovery technique for band limited channels

A 143-360 Mb/s auto-rate selecting data-retimer chip for serial-digital video signals

A 622 Mb/s CMOS clock recovery PLL with time-interleaved phase detector array

A 0.8 /spl mu/m CMOS 2.5 Gb/s oversampled receiver for serial links

A 10 Gb/s BiCMOS clock and data recovering 1:4-demultiplexer in a standard plastic package with external VCO

Circuit techniques for 10 and 20 Gb/s clock recovery using a fully balanced narrowband regenerative frequency divider with 0.3 /spl mu/m HEMTs [SDH/SONET]

A 10 Gb/s silicon bipolar IC for PRBS testing

A quad-issue out-of-order RISC CPU

A 56-entry instruction reorder buffer

A 160 MHz 32 b 0.5 W CMOS RISC microprocessor

A multimedia 32 b RISC microprocessor with 16 Mb DRAM

A 200 MHz 2.5 V 4 W superscalar RISC microprocessor

A multimedia-enhanced x86 processor

A 433 MHz 64 b quad issue RISC microprocessor

A stereo multi-bit /spl Sigma//spl Delta/ D/A with asynchronous master-clock interface

A 1.8 V, 5.4 mW, digital-audio /spl Sigma//spl Delta/ modulator in 1.2 /spl mu/m CMOS

A 1.8 V 94 dB dynamic range /spl Sigma//spl Delta/ modulator for voice applications

A 0.2 mW CMOS /spl Sigma//spl Delta/ modulator for speech coding with 80 dB dynamic range

A 3 V 22 mW multi-bit current-mode /spl Sigma//spl Delta/ DAC with 100 dB dynamic range

A band pass /spl Sigma//spl Delta/ modulator for ultrasound imaging at 160 MHz clock rate

A 4-channel, 18 b /spl Sigma//spl Delta/ modulator IC with chopped-offset stabilization

A real-time motion estimation and compensation LSI with wide-search range for MPEG2 video encoding

A programmable audio/video processor for H.320, H.324, and MPEG

A 14 GOPS programmable motion estimator for H.26x video coding

A video signal processor for motion-compensated field-rate upconversion in consumer television

A 64-point Fourier transform chip for digital television applications

A single-chip multimedia audio system with digital sample rate conversion and FM sound synthesis

5.4 GOPS linear array architecture DSP for video-format conversion

A complete AM/FM stereo receiver and tuning system on a single chip

Implementing application specific memory

A 768 k embedded DRAM for 1.244 Gb/s ATM switch in a 0.8 /spl mu/m logic process

One-transistor-cell multiple-valued CAM for a collision detection VLSI processor

Single-electron-memory integrated circuit for giga-to-tera bit storage

A true nonvolatile analog memory cell using coupling-charge balancing

A 2.5 V 256-level non-volatile analog storage device using EEPROM technology

An offset-free LPF for /spl pi//4-shift QPSK signal generator

A 12 mA triple-conversion receiver for GPS

A wide dynamic range GaAs broadcast satellite tuner IC

A 660 MB/s interface megacell portable circuit in 0.3 /spl mu/m-0.7 /spl mu/m CMOS ASIC

A 1.4 Gb/s 12-channel parallel laser diode driver IC for optical interconnections

A 10 b 120 MSamples/s multiple sampling, single conversion CMOS A/D converter for I/Q demodulator

Complementary adiabatic and fully adiabatic MOS logic families for gigascale integration

Elastic-Vt CMOS circuits for multiple on-chip power control

Charge recycling differential logic for low-power application

Advances in neuron-MOS applications

A 16 cm/sup 2/ monolithic multiprocessor system integrating 9 video signal-processing elements

A BiCMOS active substrate probe card technology for digital testing

Monolithic low-power 16 b 1 MSample/s self-calibrating pipeline ADC

A 2.5 V 12 b 5 MSample/s pipelined CMOS ADC

A 12 b 10 MHz 250 mW CMOS A/D converter

An 80 MHz 80 mW 8 b CMOS folding A/D converter with distributed T/H preprocessing

A 200M sample/s 6b flash ADC in 0.6 /spl mu/m CMOS

A 1.5 V 8b 8 mW BiCMOS video A/D converter

An 8-Channel 250 MHz BiCMOS discriminator for medical imaging

Integrated ultraviolet sensor system with on-chip 1 G/spl Omega/ transimpedance amplifier

A laser-detector-hologram unit with IV amplifiers and built-in micro-mirror

2D magnetic microsensor with on-chip signal processing for contactless angle measurement

A temperature sensor with single resistor set-point programming

Single-chip smart power camera controller with photodiode current measurement down to 3 nA

A GaAs RF transceiver IC for 1.9 GHz digital mobile communication systems

A 1.9 GHz single-chip IF transceiver for digital cordless phones

A direct-conversion receiver for 900 MHz (ISM band) spread-spectrum digital cordless telephone

A low-power CMOS chipset for spread spectrum communications

A 0.9 V 1.2 mA 200 MHz BiCMOS single-chip narrow-band FM receiver

A two-chip digital car radio

A dual floating point coprocessor with an FMAC architecture

200 MHz superscalar RISC processor circuit design issues

A dual execution pipelined floating-point CMOS processor

A 64-entry 167 MHz fully-associative TLB for a RISC microprocessor

A sub-nanosecond 0.5 /spl mu/m 64 b adder design

A 4.3 ns 0.3 /spl mu/m CMOS 54/spl times/54 b multiplier using precharged pass-transistor logic

A 60 ns 1 Mb nonvolatile ferroelectric memory with non-driven cell plate line write/read scheme

A 1 MB, 100 MHz integrated L2 cache memory with 128b interface and ECC protection

A 7.68 GIPS 3.84 GB/s 1W parallel image processing RAM integrating a 16 Mb DRAM and 128 processors

A 2.5 ns clock access 250 MHz 256 Mb SDRAM with a synchronous mirror delay

A 1.6 GB/s data-rate 1 Gb synchronous DRAM with hierarchical square-shaped memory block and distributed bank architecture

A 32-bank 1 Gb DRAM with 1 GB/s bandwidth

A 1.3 V op/amp in standard 0.7 /spl mu/m CMOS with constant g/sub m/ and rail-to-rail input and output stages

Fully-integrated 5 V CMOS system for a 20 M sample/s sampling oscilloscope

A high-efficiency 4/spl times/20 W monolithic audio amplifier for automobile radios using a complementary DMOS BCD technology

1.2 V CMOS switched-capacitor circuits

A 900 MHz frequency synthesizer with integrated LC voltage-controlled oscillator

A 900 MHz CMOS LC-oscillator with quadrature outputs

A 3 V 4 GHz nMOS voltage-controlled oscillator with integrated resonator

Circuit and system challenges in IR wireless communication

Serial networks for computing applications

High temperature electronics using silicon technology

Intelligent optical backplanes

15 /spl mu/m solder bonding of GaAs/AlGaAs MQW devices to MOSIS 0.8 /spl mu/m CMOS for 1 Gb/s two-beam smart-pixel receiver/transmitter

A millimeter-wave flip-chip IC using micro-bump bonding technology

Index to Authors

Proceedings ISSCC '95 - International Solid-State Circuits Conference

Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94

1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers

1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers

1991 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1990 37th IEEE International Conference on Solid-State Circuits

IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers

1988 IEEE International Solid-State Circuits Conference, 1988 ISSCC. Digest of Technical Papers

1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1986 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1982 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1981 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1979 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1978 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1977 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1976 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1975 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1974 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1973 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1972 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1971 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1970 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1969 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1968 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1967 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1966 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1965 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1964 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1963 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1962 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1961 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1960 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1959 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1958 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1957 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1956 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

1955 IEEE International Solid-State Circuits Conference. Digest of Technical Papers

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: ndl-support@iitkgp.ac.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Mr. Siddhartha Mukherjee siddhartha@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	ndl-support@iitkgp.ac.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in