NDLI: Comparison between fully- and partially-depleted SOI MOSFET's for low-power radio-frequency applications

Please wait, while we are loading the content...

2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)

2014 SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)

2013 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S)

2012 IEEE International SOI Conference (SOI)

IEEE 2011 International SOI Conference

2010 IEEE International SOI Conference (SOI)

2009 IEEE International SOI Conference

2008 IEEE International SOI Conference

2007 IEEE International SOI Conference

2006 IEEE international SOI Conferencee Proceedings

2005 IEEE International SOI Conference Proceedings

2004 IEEE International SOI Conference (IEEE Cat. No.04CH37573)

2003 IEEE International Conference on SOI

2002 IEEE International SOI Conference

2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207)

2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125)

1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345)

1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345)

Mainstreaming of the SOI technology

Advanced Microelectronics: the role of SOI

Single chip wireless systems using SOI

A 1.8 V 2.5 GHz PLL using 0.18 /spl mu/m SOI/CMOS technology

A low power /spl Sigma//spl Delta/ analog-to-digital modulator with 50 MHz sampling rate in a 0.25 /spl mu/m SOI CMOS technology

1.5-V 1.8-GHz SOI low noise amplifiers for PCS receivers

A SOI current memory for analog signal processing at high temperature

A bandgap circuit operating up to 300/spl deg/C using lateral bipolar transistors in thin-film CMOS-SOI technology

Comparison between fully- and partially-depleted SOI MOSFET's for low-power radio-frequency applications

High frequency characterization of SOI dynamic threshold voltage MOS (DTMOS) transistors

Temperature dependence of AC floating body effects in PD SOI nMOS

Thermal modeling of thin-film SOI transistors

High frequency losses in transmission lines made on SIMOX, bulk silicon and depleted silicon/silicon structures formed by wafer bonding

Threshold voltage design incompatibility between partially-depleted SOI and bulk CMOS transistors

The off leakage in SOI-MOS transistors and the impact on the standby current of ULSI's

'Self-body-biased' SOI MOSFET through 'depletion isolation effect'

Buried oxide fringing capacitance: a new physical model and its implication on SOI device scaling and architecture

Detailed analysis of the gate delay variability in partially depleted SOI CMOS circuits

SOI MOSFET fluctuation limits on gigascale integration (GSI)

Architecture and performance of 3-dimensional SOI circuits

An SOI single-electron transistor

Evidence of energetically-localized trap-states at SOI-BOX interface in high-dose SIMOX wafers

A body-contact SOI MOSFET model for circuit simulation

"Gated-diode" in SOI MOSFETs: a sensitive tool for characterizing the buried Si-SiO/sub 2/ interface

Novel 3-D structures [ICs]

Advances in silicon-on-insulator photonic integrated circuit (SOIPIC) technology

MEMS for space applications

Electrostatic discharge protection in silicon-on-insulator technology

A 0.5-V, 3-mW, 54/spl times/54-b multiplier with a triple-V/sub th/ CMOS/SIMOX circuit scheme

A novel 0.7 V two-port 6T SRAM memory cell structure with single-bit-line simultaneous read-and-write access (SBLSRWA) capability using partially-depleted SOI CMOS dynamic-threshold technique

A dynamic body discharge technique for SOI circuit applications

Frequency dependent behavior of a high performance dynamic register file in 1.8 V, 0.25 /spl mu/m SOI technology

Temperature dependent hysteretic propagation delay in FB SOI inverter chain

Mechanisms of dynamic pass leakage current in partially depleted SOI MOSFETs

Scalability of fully-depleted SOI technology into 0.13 /spl mu/m 1.2 V-1 V CMOS generation

Advanced silicide for sub-0.18 /spl mu/m CMOS on ultra-thin (35 /spl mu/m) SOI

Performance trade-offs of argon implanted SOI MOSFETs with In and Sb retrograde channel doping

Ultimately thin SOI MOSFETs: special characteristics and mechanisms

High performance sub-0.1 /spl mu/m SOI polysilicon spacer gate MOSFETs using large angle tilted implant for drain engineering

A RF power LDMOS device on SOI

Optimal double-gate MOSFETs: symmetrical or asymmetrical gates?

An SOI nano flash memory device

Building hybrid active pixels for CMOS imager on SOI substrate

IOS-a new type of materials combination for system-on-a chip preparation

Thin-layer SIMOX for future applications

Multi-layer SOI island technology by selective epitaxial growth for single-gate and double-gate MOSFETs

ELTRAN/sup (R)/ by water-jet splitting in stress-controlled porous Si

SOI formation from amorphous silicon by metal-induced-lateral-crystallization (MILC) and subsequent high temperature annealing

Thinning of Si in SOI wafers by the SC1 standard clean

SIMOX SOI surface smoothing for gate oxide integrity and reliability

Integrity of the gate oxide on the thin top Si layer in ITOX-SIMOX wafers

Defect analysis of patterned SOI material

Effect of single-step, high-oxygen-concentration annealing on buried oxide layer microstructure in post-implant-amorphized, low-dose SIMOX material

Study of Cu diffusion in ultra thin bonded SOI wafers evaluated by using radioactive isotope tracers

The effects of preparation conditions of SIMOX samples on the photoluminescence spectra of their buried oxide layer

Fractional implantation area effects on patterned ion-cut silicon layer transfer

Bulk-layout-compatible 0.18 /spl mu/m SOI-CMOS technology using body-fixed partial trench isolation (PTI)

Power amplifiers on thin-film-silicon-on-insulator (TFSOI) technology

Circuit simulator and compact model requisites for accurate simulation of AC floating body behaviour in PD SOI

1998 IEEE International SOI Conference Proceedings (Cat No.98CH36199)

1997 IEEE International SOI Conference Proceedings

1996 IEEE International SOI Conference Proceedings

1995 IEEE International SOI Conference Proceedings

Proceedings. IEEE International SOI Conference

Proceedings of 1993 IEEE International SOI Conference

1992 IEEE International SOI Conference

1991 IEEE International SOI Conference Proceedings

Central Library (ISO-9001:2015 Certified)
Indian Institute of Technology Kharagpur
Kharagpur, West Bengal, India | PIN - 721302

See location in the Map
03222 282435
Mail: support@ndl.gov.in

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in