NDLI: Micro magnetic simulation of write error probability in STT-MRAM

Content Provider	IEEE Xplore Digital Library
Author	Kawabata, K. Tanizawa, M. Ishikawa, K. Inoue, Y.
Copyright Year	2008
Description	Author affiliation: Renesas Technol. Corp., Itami (Kawabata, K.; Tanizawa, M.; Ishikawa, K.; Inoue, Y.)
Abstract	STT MRAM is one of the most promising candidates for the next generation non-volatile memory. The STT-MRAM write operation is to switch the magnetization direction of ferromagnetic free layer with spin transfer torque by current injection. A ferromagnetic thin film used in it is so small volume that the thermal fluctuation due to ambient temperature has to be considered in the device design. Its process is described by a stochastic probability distribution. In this paper, a write error probability function in STT MRAM at finite temperature is investigated based on the result of LLG micro magnetic simulation. The function is found to be a Weibull type function with modulus, beta. The physical meanings of beta is found to be an index of competitions between thermal activation process and spin transfer torque ones in switching of STT MRAM at finite temperature.
Starting Page	53
Ending Page	56
File Size	936952
Page Count	4
File Format	PDF
ISBN	9781424417537
DOI	10.1109/SISPAD.2008.4648235
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2008-09-09
Publisher Place	Japan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Switches Torque Magnetization Magnetic tunneling Error probability Fitting Mathematical model finite temperature switching process spin transfer torque MRAM
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Spin transfer torque (STT) MRAM and beyond

Low-power robust complementary polarizer STT-MRAM (CPSTT) for on-chip caches

KNACK: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin-transfer torque MRAM bit-cells

Energy-Delay Optimization of the STT MRAM Write Operation Under Process Variations

Electric Field Assisted Switching in Magnetic Random Access Memory

Simulation study on the information storage mechanism of STT-MRAM

Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective

Reducing Switching Latency and Energy in STT-MRAM Caches With Field-Assisted Writing

MRAM Device Incorporating Single-Layer Switching via Rashba-Induced Spin Torque

Micro magnetic simulation of write error probability in STT-MRAM

Similar Documents

Spin transfer torque (STT) MRAM and beyond

Low-power robust complementary polarizer STT-MRAM (CPSTT) for on-chip caches

KNACK: A hybrid spin-charge mixed-mode simulator for evaluating different genres of spin-transfer torque MRAM bit-cells

Energy-Delay Optimization of the STT MRAM Write Operation Under Process Variations

Electric Field Assisted Switching in Magnetic Random Access Memory

Simulation study on the information storage mechanism of STT-MRAM

Non-Volatile Complementary Polarizer Spin-Transfer Torque On-Chip Caches: A Device/Circuit/Systems Perspective

Reducing Switching Latency and Energy in STT-MRAM Caches With Field-Assisted Writing

MRAM Device Incorporating Single-Layer Switching via Rashba-Induced Spin Torque

Micro magnetic simulation of write error probability in STT-MRAM