NDLI: Hardware implementation of an IR-UWB coordinator node for WBAN applications

Content Provider	IEEE Xplore Digital Library
Author	Thotahewa, K.M.S. Redoute, J.-M. Yuce, M.R.
Copyright Year	2014
Description	Author affiliation: Sch. of Electr. & Comput. Syst. Eng., Monash Univ., Melbourne, VIC, Australia (Thotahewa, K.M.S.; Redoute, J.-M.; Yuce, M.R.)
Abstract	IR-UWB communication systems have become popular for Wireless Body Area Network (WBAN) applications in recent times. This paper presents the development and testing of an IR-UWB coordinator node that includes an IR-UWB receiver front-end and a Field Programmable Gate Array (FPGA) based controller. The IR-UWB receiver front-end down converts the high frequency (3.5-4.5 GHz) IR-UWB pulses using a mixer and a Voltage Controlled Oscillator (VCO) in to easily detectable base band pulses. IR-UWB pulse synchronization is implemented using the FPGA. The performance of the receiver node is experimentally evaluated by conducting Bit Error Rate (BER) analysis for an on-body to off-body communication scenario. The BER results show that a BER of $10^{4}$ is achievable for a propagation distance of 1m using the IR-UWB coordinator node described in this paper.
Starting Page	2168
Ending Page	2172
File Size	1246166
Page Count	5
File Format	PDF
ISBN	9781479949120
DOI	10.1109/PIMRC.2014.7136532
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-09-02
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Receivers Synchronization Bit error rate Field programmable gate arrays Transmitting antennas Wireless sensor networks Wireless communication WBAN IR-UWB receiver front-end synchronization
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Hardware implementation of a non-coherent IR-UWB receiver synchronization algorithm targeting IEEE 802.15.6 wireless BAN

FPGA implemention of UWB-IR receiver for in-body to out-of-body communication performance evaluation

FPGA implementation of a MIMO receiver front-end for the UMTS downlink

Performance evaluation on FPGA-implemented UWB-IR receiver for in-body to out-of-body communication systems

FPGA Implementation of a Novel Receiver Diversity Combining Technique for Wireless SIMO Systems

Low Complexity Hardware Implementation of V-BLAST Receiver

A novel synchronization method for DS-CDMA systems

Adaptive synchronization and integration region optimization for energy detection IR-UWB receivers

Design of a multiband full-rate ultra-wideband receiver in FPGA

Hardware implementation of an IR-UWB coordinator node for WBAN applications

Similar Documents

Hardware implementation of a non-coherent IR-UWB receiver synchronization algorithm targeting IEEE 802.15.6 wireless BAN

FPGA implemention of UWB-IR receiver for in-body to out-of-body communication performance evaluation

FPGA implementation of a MIMO receiver front-end for the UMTS downlink

Performance evaluation on FPGA-implemented UWB-IR receiver for in-body to out-of-body communication systems

FPGA Implementation of a Novel Receiver Diversity Combining Technique for Wireless SIMO Systems

Low Complexity Hardware Implementation of V-BLAST Receiver

A novel synchronization method for DS-CDMA systems

Adaptive synchronization and integration region optimization for energy detection IR-UWB receivers

Design of a multiband full-rate ultra-wideband receiver in FPGA

Hardware implementation of an IR-UWB coordinator node for WBAN applications