NDLI: Software pipelining for Jetpipeline architecture

Content Provider	IEEE Xplore Digital Library
Author	Katahira, M. Sasaki, T. Hong Shen Kobayashi, H. Nakamura, T.
Copyright Year	1994
Description	Author affiliation: Graduate Sch. of Inf. Sci., Tohoku Univ., Sendai, Japan (Katahira, M.; Sasaki, T.; Hong Shen; Kobayashi, H.; Nakamura, T.)
Abstract	High performance processors based on pipeline processing play an important role in scientific computation. We have proposed a hybrid pipeline architecture named Jetpipeline in our former work. The concept of Jetpipeline comes from the integration of superscalar, VLIW and vector architectures. Jetpipeline has multiple instruction pipelines, which execute multiple instructions like superscalar architectures. Instructions to be executed simultaneously are statically scheduled by a compiler like VLIW architectures. Therefore, parallelism derivation and instruction scheduling are very important for Jetpipeline. Software pipelining is one of the well-known techniques to achieve high throughput when processing loop programs. In this paper, we propose software pipelining for Jetpipeline. Firstly, the overview of the Jetpipeline architecture is described. Then the banked register configuration of Jetpipeline for reducing hardware complexity and supporting software pipelining is presented. Finally, the effectiveness of software pipelining for Jetpipeline is discussed by simulation.
Starting Page	127
Ending Page	134
File Size	483302
Page Count	8
File Format	PDF
ISBN	0818665076
DOI	10.1109/ISPAN.1994.367155
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	1994-12-14
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pipeline processing Computer architecture VLIW Hardware Parallel processing High performance computing Processor scheduling Throughput Registers Computational modeling
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Pipelining and bypassing in a VLIW processor

Partitioned schedules for clustered VLIW architectures

Single-dimension software pipelining for multi-dimensional loops

Software pipelining loops with conditional branches

Software and Hardware Design Issues for Low Complexity High Performance Processor Architecture

Software pipelining and superblock scheduling: compilation techniques for VLIW machines

Resource-constrained software pipelining

Cache sensitive module scheduling

Software pipelining for coarse-grained reconfigurable instruction set processors

Software pipelining for Jetpipeline architecture

Similar Documents

Pipelining and bypassing in a VLIW processor

Partitioned schedules for clustered VLIW architectures

Single-dimension software pipelining for multi-dimensional loops

Software pipelining loops with conditional branches

Software and Hardware Design Issues for Low Complexity High Performance Processor Architecture

Software pipelining and superblock scheduling: compilation techniques for VLIW machines

Resource-constrained software pipelining

Cache sensitive module scheduling

Software pipelining for coarse-grained reconfigurable instruction set processors

Software pipelining for Jetpipeline architecture