NDLI: Oblivious Routing in On-Chip Bandwidth-Adaptive Networks

Content Provider	IEEE Xplore Digital Library
Author	Myong Hyon Cho Lis, M. Keun Sup Shim Kinsy, M. Wen, T. Devadas, S.
Copyright Year	2009
Abstract	Oblivious routing can be implemented on simple router hardware, but network performance suffers when routes become congested. Adaptive routing attempts to avoid hot spots by re-routing flows, but requires more complex hardware to determine and configure new routing paths. We propose onchip bandwidth-adaptive networks to mitigate the performance problems of oblivious routing and the complexity issues of adaptive routing. In a bandwidth-adaptive network, the bisection bandwidth of network can adapt to changing network conditions. We describe one implementation of a bandwidth-adaptive network in the form of a two-dimensional mesh with adaptive bidirectional links, where the bandwidth of the link in one direction can be increased at the expense of the other direction. Efficient local intelligence is used to reconfigure each link, and this reconfiguration can be done very rapidly in response to changing traffic demands. We compare the hardware designs of a unidirectional and bidirectional link and evaluate the performance gains provided by a bandwidth-adaptive network in comparison to a conventional network under uniform and bursty traffic when oblivious routing is used.
Starting Page	181
Ending Page	190
File Size	411594
Page Count	10
File Format	PDF
ISBN	9780769537719
ISSN	1089795X
DOI	10.1109/PACT.2009.41
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-09-12
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Routing Network-on-a-chip Hardware Bandwidth Telecommunication traffic Performance gain Traffic control Parallel architectures Computer science Artificial intelligence
Content Type	Text
Resource Type	Article
Subject	Software Hardware and Architecture Theoretical Computer Science

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Oblivious Routing in On-Chip Bandwidth-Adaptive Networks (2009)

Oblivious Routing in On-Chip Bandwidth-Adaptive Networks (2009)

An Adaptive Software-Based Deadlock Recovery Technique

Run-time adaptive on-chip communication scheme

Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip

Real-time interprocessor communication for point-to-point networks using wormhole routing

Optimal and Heuristic Application-Aware Oblivious Routing

A Network on Chip Architecture and Performance Evaluation

Region-based routing algorithm for Network-on-Chip architectures

Oblivious Routing in On-Chip Bandwidth-Adaptive Networks

Similar Documents

Oblivious Routing in On-Chip Bandwidth-Adaptive Networks (2009)

Oblivious Routing in On-Chip Bandwidth-Adaptive Networks (2009)

An Adaptive Software-Based Deadlock Recovery Technique

Run-time adaptive on-chip communication scheme

Implementation and Analysis of a New Selection Strategy for Adaptive Routing in Networks-on-Chip

Real-time interprocessor communication for point-to-point networks using wormhole routing

Optimal and Heuristic Application-Aware Oblivious Routing

A Network on Chip Architecture and Performance Evaluation

Region-based routing algorithm for Network-on-Chip architectures

Oblivious Routing in On-Chip Bandwidth-Adaptive Networks