NDLI: A fault injection tool for SRAM-based FPGAs

Content Provider	IEEE Xplore Digital Library
Author	Alderighi, M. D'Angelo, S. Mancini, M. Sechi, G.R.
Copyright Year	2003
Description	Author affiliation: Ist. di Astrofisica Spaziale e Fisica Cosmica, Milano, Italy (Alderighi, M.; D'Angelo, S.; Mancini, M.; Sechi, G.R.)
Abstract	A fault injection tool for SRAM-based FPGAs based on the fault emulation technique is presented. Faults are injected by modifying the configuration bitstream while this is loaded into the device, without using standard synthesis tools or available commercial software, such as Jbits or similar. This makes our tool independent of the system used for design development and allows a quick fault injection. Also, any device configuration cell can be accessed and this permits to study the effects of possible contentions or shorts, which cannot be analyzed using commercial tools. An example of the use of the tool is described.
Sponsorship	IEEE Comput. Soc. Test Technol. Tech. Council
Starting Page	129
Ending Page	133
File Size	350600
Page Count	5
File Format	PDF
ISBN	0769519687
DOI	10.1109/OLT.2003.1214379
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2003-07-07
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Circuit faults Hardware Emulation Testing Single event upset Software tools Space technology Embedded software Circuit simulation
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Autonomous transient fault emulation on FPGAs for accelerating fault grading

Radiation test methodology for SRAM-based FPGAs by using THESIC+

Evaluation of Single Event Upset Mitigation Schemes for SRAM based FPGAs using the FLIPPER Fault Injection Platform

Characterization of Upset-induced Degradation of Error-mitigated Highspeed I/O's Using Fault Injection

Fault injection into SRAM-based FPGAs for the analysis of SEU effects

Improving Reliability of SRAM-Based FPGAs by Inserting Redundant Routing

Experimental validation of fault injection analyses by the FLIPPER tool

On the evaluation of SEU sensitiveness in SRAM-based FPGAs

Validation Techniques for Fault Emulation of SRAM-based FPGAs

A fault injection tool for SRAM-based FPGAs

Similar Documents

Autonomous transient fault emulation on FPGAs for accelerating fault grading

Radiation test methodology for SRAM-based FPGAs by using THESIC+

Evaluation of Single Event Upset Mitigation Schemes for SRAM based FPGAs using the FLIPPER Fault Injection Platform

Characterization of Upset-induced Degradation of Error-mitigated Highspeed I/O's Using Fault Injection

Fault injection into SRAM-based FPGAs for the analysis of SEU effects

Improving Reliability of SRAM-Based FPGAs by Inserting Redundant Routing

Experimental validation of fault injection analyses by the FLIPPER tool

On the evaluation of SEU sensitiveness in SRAM-based FPGAs

Validation Techniques for Fault Emulation of SRAM-based FPGAs

A fault injection tool for SRAM-based FPGAs