NDLI: Time-Predictable Task Preemption for Real-Time Systems with Direct-Mapped Instruction Cache

Content Provider	IEEE Xplore Digital Library
Author	Kirner, R. Puschner, P.
Copyright Year	2007
Description	Author affiliation: Inst. fur Technische Informatik, Technische Univ., Wien (Kirner, R.; Puschner, P.)
Abstract	Modern processors used in embedded systems are becoming increasingly powerful, having features like caches and pipelines to speedup execution. While execution speed of embedded software is generally increasing, it becomes more and more complex to verify the correct temporal behavior of software, running on this high-end embedded computer systems. To achieve time-predictability the authors introduced a very rigid software execution model with distribution being realized based on the time-triggered communication model. In this paper we analyze the time-predictability of a preempting task-activation, running on a hardware with direct-mapped instruction caches. As one result we analyze why a task-preemption driven by a clock interrupt is not suitable to guarantee time-predictability. As a second result, we present a time-predictable task-preemption driven by an instruction counter.
Starting Page	87
Ending Page	93
File Size	148968
Page Count	7
File Format	PDF
ISBN	0769527655
DOI	10.1109/ISORC.2007.56
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2007-05-07
Publisher Place	Greece
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Real time systems Embedded system Hardware Timing Clocks Computer architecture Software performance Pipelines Embedded software Counting circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Time-Predictable Task Preemption for Real-Time Systems with Direct-Mapped Instruction Cache ∗

Cache modeling for real-time software: beyond direct mapped instruction caches

The Case for the Precision Timed (PRET) Machine

Compilation-based software performance estimation for system level design

Merging State and Preserving Timing Anomalies in Pipelines of High-End Processors

Performance estimation of embedded software with instruction cache modeling

A Method Cache for Patmos

Tighter WCET analysis of input dependent programs with classified-cache memory architecture

MCGREP--A Predictable Architecture for Embedded Real-Time Systems

Time-Predictable Task Preemption for Real-Time Systems with Direct-Mapped Instruction Cache

Similar Documents

Time-Predictable Task Preemption for Real-Time Systems with Direct-Mapped Instruction Cache ∗

Cache modeling for real-time software: beyond direct mapped instruction caches

The Case for the Precision Timed (PRET) Machine

Compilation-based software performance estimation for system level design

Merging State and Preserving Timing Anomalies in Pipelines of High-End Processors

Performance estimation of embedded software with instruction cache modeling

A Method Cache for Patmos

Tighter WCET analysis of input dependent programs with classified-cache memory architecture

MCGREP--A Predictable Architecture for Embedded Real-Time Systems

Time-Predictable Task Preemption for Real-Time Systems with Direct-Mapped Instruction Cache