NDLI: FPGA implementation of lookup algorithms

Content Provider	IEEE Xplore Digital Library
Author	Chicha, Z. Milinkovic, L. Smiljanic, A.
Copyright Year	2011
Description	Author affiliation: Department of Telecommunications, School of Electrical Engineering, Belgrade University, Serbia (Chicha, Z.; Milinkovic, L.; Smiljanic, A.)
Abstract	The pool of available IPv4 addresses is being depleted, comprising less than 10% of all IPv4 addresses. At the same time, the bit-rates at which packets are transmitted are increasing, and the IP lookup speed must be increased as well. Consequently, the IP lookup algorithms are in the research focus again because the existing solutions were designed for IPv4 addresses, and are not sufficiently scalable. In this paper, we compare FPGA implementations of the balanced parallelized frugal lookup (BPFL) algorithm, and the parallel optimized linear pipeline (POLP) lookup algorithm that efficiently use the memory, and achieve the highest speeds.
Starting Page	270
Ending Page	275
File Size	442657
Page Count	6
File Format	PDF
ISBN	9781424484546
e-ISBN	9781424484560
e-ISBN	9781424484553
DOI	10.1109/HPSR.2011.5986037
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-07-04
Publisher Place	Spain
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Pipeline processing IP networks Search engines Field programmable gate arrays Memory management Pipelines System-on-a-chip FPGA Internet router IP lookup
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Architecture and performance models for scalable IP lookup engines on FPGA

Analysis and implementation of packet processing functions in Internet routers

A memory efficient IPv6 lookup engine on FPGA

A SRAM-based Architecture for Trie-based IP Lookup Using FPGA

High-throughput IP-lookup supporting dynamic routing tables using FPGA

Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA

FPGA-based Router Virtualization: A Power Perspective

Towards On-the-Fly Incremental Updates for Virtualized Routers on FPGA

Scalable High Throughput and Power Efficient IP-Lookup on FPGA

FPGA implementation of lookup algorithms

Similar Documents

Architecture and performance models for scalable IP lookup engines on FPGA

Analysis and implementation of packet processing functions in Internet routers

A memory efficient IPv6 lookup engine on FPGA

A SRAM-based Architecture for Trie-based IP Lookup Using FPGA

High-throughput IP-lookup supporting dynamic routing tables using FPGA

Scalable high-throughput SRAM-based architecture for IP-lookup using FPGA

FPGA-based Router Virtualization: A Power Perspective

Towards On-the-Fly Incremental Updates for Virtualized Routers on FPGA

Scalable High Throughput and Power Efficient IP-Lookup on FPGA

FPGA implementation of lookup algorithms