NDLI: An FPGA Based PCI-E Root Complex Architecture for Standalone SOPCs

Content Provider	IEEE Xplore Digital Library
Author	Yingjie Cao Yongxin Zhu Xu Wang Jiang Jiang Meikang Qiu
Copyright Year	2013
Description	Author affiliation: Sch. of Microelectron., Shanghai Jiaotong Univ., Shanghai, China (Yingjie Cao; Yongxin Zhu; Xu Wang; Jiang Jiang) \|\| Dept. of Electr. & Comput. Eng., Univ. of Kentucky, Lexington, KY, USA (Meikang Qiu)
Abstract	We present an FPGA (field programmable gate array) based PCI-E (PCI-Express) root complex architecture for SOPCs (System-on-a-Programmable-Chip) in this paper. In our work, the system on the FPGA serves as a PCIE master device rather than a PCIE endpoint, which is usually a common practice as a co-processing device driven by a desktop computer or a server. We use this system to control a PCIE endpoint, which is also an FPGA based endpoint implemented on another FPGA board. This architecture requires only IP cores free of charge. We also provide basic software driver so that specific device driver can be developed on it to control popular PCIE device in the future, i.e. ethernet card or graphic card. The whole architecture has been implemented on Xilinx Virtex-6 FPGAs to indicate that this architecture is a feasible approach to standalone SOPCs, which has better efficiencies than those with additional generic controlling processors.
Sponsorship	IEEE Comput. Soc.
Starting Page	149
Ending Page	152
File Size	388955
Page Count	4
File Format	PDF
ISBN	9781467360050
e-ISBN	9780769549699
DOI	10.1109/FCCM.2013.29
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-04-28
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Field programmable gate arrays Computer architecture Bridges IP networks Software Bandwidth Registers SOPC PCI-E Root Complex FPGA
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

M-Module Carrier Based on PCI Bus

Migrating FPGA based PCI Express Geni design to Gen2

A Radix Tree Router for Scalable FPGA Networks

SoPC Implementation of the TP-KNX Protocol for Domotic Applications

High-performance fpga-based floating-point adder with three inputs

Alchemy: An MSP430-based reconfigurable processor architecture

The Liquid Metal IP bridge

The IP core design of PID controller based on SOPC

A reconfigurable SoPC based on HW-SW co-design

An FPGA Based PCI-E Root Complex Architecture for Standalone SOPCs

Similar Documents

M-Module Carrier Based on PCI Bus

Migrating FPGA based PCI Express Geni design to Gen2

A Radix Tree Router for Scalable FPGA Networks

SoPC Implementation of the TP-KNX Protocol for Domotic Applications

High-performance fpga-based floating-point adder with three inputs

Alchemy: An MSP430-based reconfigurable processor architecture

The Liquid Metal IP bridge

The IP core design of PID controller based on SOPC

A reconfigurable SoPC based on HW-SW co-design

An FPGA Based PCI-E Root Complex Architecture for Standalone SOPCs