NDLI: A 10-bit 500 MSPS segmented DAC with distributed octal biasing scheme

Content Provider	IEEE Xplore Digital Library
Author	Sarkar, S. Banerjee, S.
Copyright Year	2015
Description	Author affiliation: Dept. of Electron. & Commun. Eng., Nat. Inst. of Technol., Rourkela, India (Sarkar, S.) \|\| Dept. of Electron. & Electr. Commun. Eng., Indian Inst. of Technol. Kharagpur, Kharagpur, India (Banerjee, S.)
Abstract	The effect of bias node voltage fluctuations on the performance of the current steering (CS) DAC is studied in this work. For that purpose a 10-bit segmented CS-DAC has been designed in 0.18 μm CMOS n-well technology provided by National Semiconductor. All current sources connected to the same bias cell act as correlated noise sources and generates more nonlinearity at the output. To improve the spurious free dynamic range (SFDR) of the DAC a new octal biasing technique is used in this paper. In the octal biasing technique 8-bias cells are used and they are placed in a 4×2 array structure. There is no direct connection between any two bias cells and they are considered as non-correlated cells. Thus the octal biasing and the non-correlated current sources help to reduce the noise and the input code dependent nonlinearities at the output. In Monte Carlo mismatch simulation the proposed DAC achieves 60.83 dB SFDR for 15.136 MHz signal at 500 MSPS sampling rate. The DAC shows a Nyquist SFDR of 60.57 dB in for 500 MSPS sampling rate. The DAC consumes only 31.62 mW of power at Nyquist signal frequency for 500 MSPS sampling rate with 1.8 v supply.
Starting Page	145
Ending Page	148
File Size	683598
Page Count	4
File Format	PDF
e-ISBN	9781479984367
DOI	10.1109/ISPCC.2015.7375014
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-09-24
Publisher Place	India
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Latches DNL Segmentation Octal Biasing INL Switches Nyquist SFDR Decoding Current steering DAC Matching Microprocessors Computer architecture Transistors
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A 10-bit 500 MSPS Segmented DAC with Distributed Octal Biasing Scheme

A 10-Bit 500 MSPS Segmented DAC with Optimized Current Sources to Avoid Mismatch Effect

A 10-bit 500 MSPS Segmented DAC with Optimized Current Sources to Avoid Mismatch Effect

The design of an area efficient segmented DAC

Placement-Based Nonlinearity Reduction Technique for Differential Current-Steering DAC

A 12-bit 150-MSample/s current-steering DAC

An 8-bit 1.8 V 500 MSPS CMOS Segmented Current Steering DAC

A 10-bit 160-MSPS 2.5-V Segmented Current Steering CMOS DAC for WLAN Applications

Design of 16-bit 400MSPS current steering D/A converter

A 10-bit 500 MSPS segmented DAC with distributed octal biasing scheme

Similar Documents

A 10-bit 500 MSPS Segmented DAC with Distributed Octal Biasing Scheme

A 10-Bit 500 MSPS Segmented DAC with Optimized Current Sources to Avoid Mismatch Effect

A 10-bit 500 MSPS Segmented DAC with Optimized Current Sources to Avoid Mismatch Effect

The design of an area efficient segmented DAC

Placement-Based Nonlinearity Reduction Technique for Differential Current-Steering DAC

A 12-bit 150-MSample/s current-steering DAC

An 8-bit 1.8 V 500 MSPS CMOS Segmented Current Steering DAC

A 10-bit 160-MSPS 2.5-V Segmented Current Steering CMOS DAC for WLAN Applications

Design of 16-bit 400MSPS current steering D/A converter

A 10-bit 500 MSPS segmented DAC with distributed octal biasing scheme