NDLI: Superconducting digital-RF receiver with high-speed data recording capability

Content Provider	IEEE Xplore Digital Library
Author	Lehmann, A.E. Kirichenko, D.E. Kirichenko, A.F. Sarwana, S. Gupta, D.
Copyright Year	2013
Description	Author affiliation: HYPRES, Inc., Elmsford, NY, USA (Lehmann, A.E.; Kirichenko, D.E.; Kirichenko, A.F.; Sarwana, S.; Gupta, D.)
Abstract	A superconducting digital-RF receiver with high ingest-rate data recording capability has been developed. The data recorder unit uses standard PC components with state-of-the-art solid-state drives and interfaces with the superconductor analog-to-digital converter (ADC) through a commercial FPGA board. High-speed data ingest rates exceeding 3.2 GBps have been demonstrated successfully with single-bit ADCs clocked up to 27.52 GHz. Long data acquisitions are useful for analyzing ADC performance in terms of stability and linearity. A data analysis program has also been developed to extract performance parameters and visualize digitized signals in frequency and time domains.
Sponsorship	IEEE Appl. Supercond. Council
Starting Page	1
Ending Page	3
File Size	623640
Page Count	3
File Format	PDF
e-ISBN	9781467363716
DOI	10.1109/ISEC.2013.6604274
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2013-07-07
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Radio frequency Computers ADC Data analysis Superconducting integrated circuits Digital receiver Receivers Direct digitization Digital recording Field programmable gate arrays Clocks
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Improved High-Speed Data Recorder for Superconducting Digital-RF Receivers

A 6 GHz digital receiver using COTS prototyping boards

A low-power digital front-end direct-sampling receiver for flexible radios

Novel Direct Digital Synthesizer Design for OFDM Digital Receivers

The FPGA Implementation of High-Speed DS-CDMA Receiver

An Agile and Wideband All-Digital SDR Receiver for 5G Wireless Communications

High speed interface for digital centric transmitters

Digital Channelizing Radio Frequency Receiver

Design of eight-channel ADC card for GHz signal conversion

Superconducting digital-RF receiver with high-speed data recording capability

Similar Documents

Improved High-Speed Data Recorder for Superconducting Digital-RF Receivers

A 6 GHz digital receiver using COTS prototyping boards

A low-power digital front-end direct-sampling receiver for flexible radios

Novel Direct Digital Synthesizer Design for OFDM Digital Receivers

The FPGA Implementation of High-Speed DS-CDMA Receiver

An Agile and Wideband All-Digital SDR Receiver for 5G Wireless Communications

High speed interface for digital centric transmitters

Digital Channelizing Radio Frequency Receiver

Design of eight-channel ADC card for GHz signal conversion

Superconducting digital-RF receiver with high-speed data recording capability