NDLI: A digital phase locked loop based on frequency self-adaptive

Content Provider	IEEE Xplore Digital Library
Author	Yan Guo Guang Zeng
Copyright Year	2015
Description	Author affiliation: Dept. of Electr. Eng., Xi'an Univ. of Technol., Xi'an, China (Yan Guo; Guang Zeng)
Abstract	Some independent micro grids occur serious frequency offset, which cause steady-state error in phase and frequency detection. This paper proposed a novel digital phase locked loop based on frequency self-adaptive filtering algorithm to improve the control performance of phase locked loop under frequency fluctuation and distortion grid conditions. Using two biquadratic butterworth band-pass filters real-time detect phase and frequency of the voltage of grid and extract fundamental component. The characteristics of Butterworth band-pass filter and the structure of digital phase locked loop was analyzed. The implementation of digital discrete domain was given. The simulation and experiment show that the proposed digital phase locked loop effective and feasible. The method can detect accurately the phase and frequency of the voltage of grid, and eliminate effectively detection error caused by frequency fluctuations and distortion of grid. It works in single-phase or three-phase system.
Starting Page	1
Ending Page	5
File Size	527498
Page Count	5
File Format	PDF
ISBN	9781479976553
e-ISBN	9781479976577
DOI	10.1109/IFEEC.2015.7361596
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2015-11-01
Publisher Place	Taiwan
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Band-pass filters Frequency locked loops Fluctuations Fundamental component extraction Phase frequency detector Frequency self-adaptive Digital phase locked loop Filtering algorithms Butterworth band-pass filter Phase locked loops Phase distortion
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

A novel phase detection system for linear all-digital phase locked loop

Adaptive quadrant filter based phase locked loop system

Double Fundamental Frequency PLL Based on Dual Bandpass Filter Structure

Improved robust phase locked loop for utility grid applications

A digital loop filter for a Phase Locked Loop

Evaluation of two fundamental Positive-Sequence Detectors for highly distorted and unbalanced systems

A method for extracting fundamental-frequency positive-sequence signals based on delayed signal cancellation and low-pass notch filter PLL

A circuit technique to improve phase-locked loop charge pump current matching

Digital hilbert transformers for FPGA-based phase-locked loops

A digital phase locked loop based on frequency self-adaptive

Similar Documents

A novel phase detection system for linear all-digital phase locked loop

Adaptive quadrant filter based phase locked loop system

Double Fundamental Frequency PLL Based on Dual Bandpass Filter Structure

Improved robust phase locked loop for utility grid applications

A digital loop filter for a Phase Locked Loop

Evaluation of two fundamental Positive-Sequence Detectors for highly distorted and unbalanced systems

A method for extracting fundamental-frequency positive-sequence signals based on delayed signal cancellation and low-pass notch filter PLL

A circuit technique to improve phase-locked loop charge pump current matching

Digital hilbert transformers for FPGA-based phase-locked loops

A digital phase locked loop based on frequency self-adaptive