NDLI: Efficient Software-Based Runtime Binary Translation for Coarse-Grained Reconfigurable Architectures

Content Provider	IEEE Xplore Digital Library
Author	Mai, T.X. Jongeun Lee
Copyright Year	2014
Description	Author affiliation: Sch. of ECE, Ulsan Nat. Inst. of Sci. & Technol. (UNIST), Ulsan, South Korea (Mai, T.X.; Jongeun Lee)
Abstract	The increasing use of runtime-compiled applications provides an opportunity for coarse-grained reconfigurable architecture (CGRA) accelerators to be used in a user-transparent way. The challenge is to provide efficient runtime translation for CGRAs. Despite the apparent difficulties stemming from the heterogeneous nature of CGRAs, this paper demonstrates that it is possible to speed up runtime-compiled applications using CGRAs in a runtime-complied way. In particular this paper presents a runtime translation framework, called RBTVM, for CGRA accelerators, based on the LLVM Just-In-Time (JIT) compiler. Also two optimizations for the RBTVM are proposed. Experimental results show that the proposed RBTVM approach can improve the performance of runtime-compiled applications by 1.44 times on average compared to using the baseline JIT compiler only that does not take advantage of the accelerator, demonstrating the efficacy of the proposed approach.
Starting Page	132
Ending Page	140
File Size	264937
Page Count	9
File Format	PDF
e-ISBN	9781479941162
DOI	10.1109/IPDPSW.2014.19
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2014-05-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Context Program processors Runtime Binary codes Computer architecture Kernel Monitoring
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures

Customization methodology of a Coarse Grained Reconfigurable architecture

Mapping Algorithm for Coarse-Grained Reconfigurable Multimedia Architectures

Inter-coarse-grained reconfigurable architecture reconfiguration technique for efficient pipelining of kernel-stream on coarse-grained reconfigurable architecture-based multi-core architecture

Hybrid-Priority Configuration Cache Supervision Method for Coarse Grained Reconfigurable Architecture

Automatic mapping of application to coarse-grained reconfigurable architecture based on high-level synthesis techniques

Dynamic context management for coarse-grained reconfigurable array DSP architecture

Optimizing Partial Reconfiguration of Multi-context Architectures

Combining Rewriting-Logic, Architecture Generation, and Simulation to Exploit Coarse-Grained Reconfigurable Architectures

Efficient Software-Based Runtime Binary Translation for Coarse-Grained Reconfigurable Architectures

Similar Documents

Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures

Customization methodology of a Coarse Grained Reconfigurable architecture

Mapping Algorithm for Coarse-Grained Reconfigurable Multimedia Architectures

Inter-coarse-grained reconfigurable architecture reconfiguration technique for efficient pipelining of kernel-stream on coarse-grained reconfigurable architecture-based multi-core architecture

Hybrid-Priority Configuration Cache Supervision Method for Coarse Grained Reconfigurable Architecture

Automatic mapping of application to coarse-grained reconfigurable architecture based on high-level synthesis techniques

Dynamic context management for coarse-grained reconfigurable array DSP architecture

Optimizing Partial Reconfiguration of Multi-context Architectures

Combining Rewriting-Logic, Architecture Generation, and Simulation to Exploit Coarse-Grained Reconfigurable Architectures

Efficient Software-Based Runtime Binary Translation for Coarse-Grained Reconfigurable Architectures