NDLI: CAP-OS: Operating system for runtime scheduling, task mapping and resource management on reconfigurable multiprocessor architectures

Content Provider	IEEE Xplore Digital Library
Author	Gohringer, D. Hubner, M. Zeutebouo, E.N. Becker, J.
Copyright Year	2010
Description	Author affiliation: ITIV, Karlsruhe Institute of Technology (KIT) Germany (Hubner, M.; Becker, J.) \|\| Fraunhofer IOSB, Germany (Gohringer, D.; Zeutebouo, E.N.)
Abstract	Operating systems traditionally handle the task scheduling of one or more application instances on a processor like hardware architecture. Novel runtime adaptive hardware exploits the dynamic reconfiguration on FPGAs, where hardware blocks are generated, started and terminated. This is similar to software tasks in well established operating system approaches. The hardware counterparts to the software tasks have to be transferred to the reconfigurable hardware via a configuration access port. This port enables the allocation of hardware blocks on the FPGA. Current reconfigurable hardware, like e.g. Xilinx Virtex 5 provide two internal configuration access ports (ICAPs), where only one of these ports can be accessed at one point of time. In e.g. a multiprocessor system on an FPGA, it can happen that multiple instances try to access these ports simultaneously. To prevent conflicts, the access to these ports as well as the hardware resource management needs to be controlled by a special purpose operating system running on an embedded processor. This special purpose operating system, called CAPOS (Configuration Access Port-Operating System), which will be presented in this paper, supports the clients using the configuration port with the service of priority-based access scheduling, hardware task mapping and resource management.
Starting Page	1
Ending Page	8
File Size	1194999
Page Count	8
File Format	PDF
ISBN	9781424465330
e-ISBN	9781424465347
DOI	10.1109/IPDPSW.2010.5470732
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-04-19
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	FPGA MPSoC Task Mapping Control systems Scheduling Application software Multiprocessing systems Runtime Processor scheduling Operating systems Computer architecture Hardware Operating System Reconfigurable Computing Resource management Field programmable gate arrays
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Multiprocessor Task Migration Implementation in a Reconfigurable Platform

Run-Time Management of a MPSoC Containing FPGA Fabric Tiles

High performance reconfigurable multi-processor-based computing on FPGAs

Configuration-sensitive process scheduling for FPGA-based computing platforms

Operating System for Symmetric Multiprocessors on FPGA

A Communication Aware Online Task Scheduling Algorithm for FPGA-Based Partially Reconfigurable Systems

A Hardware Task-Graph Scheduler for Reconfigurable Multi-tasking Systems

A Hardware Implementation of a Run-Time Scheduler for Reconfigurable Systems

A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip

CAP-OS: Operating system for runtime scheduling, task mapping and resource management on reconfigurable multiprocessor architectures

Similar Documents

Multiprocessor Task Migration Implementation in a Reconfigurable Platform

Run-Time Management of a MPSoC Containing FPGA Fabric Tiles

High performance reconfigurable multi-processor-based computing on FPGAs

Configuration-sensitive process scheduling for FPGA-based computing platforms

Operating System for Symmetric Multiprocessors on FPGA

A Communication Aware Online Task Scheduling Algorithm for FPGA-Based Partially Reconfigurable Systems

A Hardware Task-Graph Scheduler for Reconfigurable Multi-tasking Systems

A Hardware Implementation of a Run-Time Scheduler for Reconfigurable Systems

A Design Methodology for Application Partitioning and Architecture Development of Reconfigurable Multiprocessor Systems-on-Chip

CAP-OS: Operating system for runtime scheduling, task mapping and resource management on reconfigurable multiprocessor architectures