NDLI: Performance evaluation of Galois Field arithmetic operators for optimizing Reed Solomon Codec

Content Provider	IEEE Xplore Digital Library
Author	Mursanto, P.
Copyright Year	2009
Description	Author affiliation: Faculty of Computer Science - University of Indonesia, Kampus UI, Depok 16424 (Mursanto, P.)
Abstract	A series of experiments has been conducted to show that efficiency improvement in Galois Field (GF) operators does not directly correspond to the system performance at application level. The experiments were motivated by so many research works focusing on performance improvement of GF operators. Numerous variants of operators were formed based on various combination of operation types (multiplication, division, inverse, square), representation basis (Polynomial, Normal, Dual), and processing types (serial, parallel). Each of the variants has the most efficient form in either time (fastest) or space (smallest occupied area) when implemented in FPGA chips. In fact, GF operators are not utilized individually, rather integrated one to the others in implementing algorithms, mostly in error correction codes and cryptography applications. The experiments based on the implementation of Reed Solomon Encoder and Decoder RS(15,11) 4-bit using VHDL by means of two synthesis tools the Xilinx ISE 8.2i and the Altium ProChip Designer concludes that application performance mainly depends on the composition and distribution of the operators as well as their interaction and interconnection within the system architecture.
Starting Page	1
Ending Page	6
File Size	332533
Page Count	6
File Format	PDF
ISBN	9781424449996
DOI	10.1109/ICICI-BME.2009.5417289
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-11-23
Publisher Place	Indonesia
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Codecs Galois Field FPGA Decoding Galois fields Reed Solomon Reed-Solomon codes VHDL System performance Polynomials Error correction codes Cryptography Field programmable gate arrays Arithmetic
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

FPGA oriented design of parity sharing RS codecs

Reed-Solomon codecs for optical communications

Design of a self checking Reed Solomon encoder

A flexible Reed-Solomon codec

FPGA Implementation of a Reed-Solomon CODEC for OTN G.709 Standard with Reduced Decoder Area

Design and implementation of RS(255,223) decoder on FPGA

Comparison of arithmetic architectures for Reed-Solomon decoders in reconfigurable hardware

Implementation of Reed-Solomon CODEC for IEEE 802.16 network using VHDL code

High throughput FPGA implementation of Reed-Solomon Encoder for Space Data Systems

Performance evaluation of Galois Field arithmetic operators for optimizing Reed Solomon Codec

Similar Documents

FPGA oriented design of parity sharing RS codecs

Reed-Solomon codecs for optical communications

Design of a self checking Reed Solomon encoder

A flexible Reed-Solomon codec

FPGA Implementation of a Reed-Solomon CODEC for OTN G.709 Standard with Reduced Decoder Area

Design and implementation of RS(255,223) decoder on FPGA

Comparison of arithmetic architectures for Reed-Solomon decoders in reconfigurable hardware

Implementation of Reed-Solomon CODEC for IEEE 802.16 network using VHDL code

High throughput FPGA implementation of Reed-Solomon Encoder for Space Data Systems

Performance evaluation of Galois Field arithmetic operators for optimizing Reed Solomon Codec