NDLI: A novel communication strategy between PE and NI in NoC-based MPSoC

Content Provider	IEEE Xplore Digital Library
Author	Fu Fangfa Hu Xin'an Wang Jinxiang Yu Mingyan
Copyright Year	2010
Description	Author affiliation: Micro-electronic center, Harbin Institute of Technology, Harbin, China (Fu Fangfa; Hu Xin'an; Wang Jinxiang; Yu Mingyan)
Abstract	More and more computing cores will be integrated in the future SoC to deal with the growing application requirement. For such Multi-Processor System-on-Chip (MPSoC) with high integration and large complexity, one key issue is the on-chip communication among various cores. By the way of analyzing the communication process, this paper proves that the bottleneck of inter-core communication is the interaction between computing and communicating element. Targeting high efficiency of such interaction, a novel interaction strategy which combines a Lookup Table (LUT) mechanism and DMA mode, is proposed. In this strategy, a hardware message address table is created in the network interface (NI), and NI can transfer the data from the network to local memory directly by looking up this table. It can remarkably reduce the usage of CPU interruption during communication, which is significant to improve the communication performance. The experimental results show that the proposed strategy brings better performance than the traditional buffer pool strategy when the message size is big, and performs the same when the message size is small.
Starting Page	374
Ending Page	377
File Size	670976
Page Count	4
File Format	PDF
ISBN	9781424455119
e-ISBN	9781424455133
DOI	10.1109/RCSLPLT.2010.5615320
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2010-07-28
Publisher Place	China
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	NoC Transfer Mode Buffer storage MPSoC Nickel Hardware LUT Table lookup NI System-on-a-chip Network interfaces
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Libarray of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Low power synchronous buffer based Queue for 3D MPSoC

A study of communication performance in the infrastructure of cluster-based MPSoC

Network on chip design and implementation on FPGA with advanced hardware and networking functionalities

Design and evaluation of shared buffer based NoC

Homogeneous NoC-based FPGA: The Foundation for Virtual FPGA

A data protection unit for NoC-based architectures

Mapping Algorithms for NoC-Based Heterogeneous MPSoC Platforms

aEqualized: A novel routing algorithm for the Spidergon Network On Chip

Automatic parallelization experiments on 16PE NOC based MPSOC

A novel communication strategy between PE and NI in NoC-based MPSoC

Similar Documents

Low power synchronous buffer based Queue for 3D MPSoC

A study of communication performance in the infrastructure of cluster-based MPSoC

Network on chip design and implementation on FPGA with advanced hardware and networking functionalities

Design and evaluation of shared buffer based NoC

Homogeneous NoC-based FPGA: The Foundation for Virtual FPGA

A data protection unit for NoC-based architectures

Mapping Algorithms for NoC-Based Heterogeneous MPSoC Platforms

aEqualized: A novel routing algorithm for the Spidergon Network On Chip

Automatic parallelization experiments on 16PE NOC based MPSOC

A novel communication strategy between PE and NI in NoC-based MPSoC