NDLI: AIDA: A 16-channel amplifier ASIC to read out the Advanced Implantation Detector Array for experiments in nuclear decay spectroscopy

Content Provider	IEEE Xplore Digital Library
Author	Braga, D. Coleman-Smith, P.J. Davinson, T. Lazarus, I.H. Page, R.D. Thomas, S.
Copyright Year	2011
Description	Author affiliation: Department of Physics and Astronomy, The University of Edinburgh, Edinburgh EH9 3JZ, UK (Davinson, T.) \|\| Department of Physics, The University of Liverpool, Oliver Lodge Laboratory, Liverpool L69 7ZE, UK (Page, R.D.) \|\| STFC Daresbury Laboratory, Warrington WA4 4AD, UK (Coleman-Smith, P.J.; Lazarus, I.H.) \|\| STFC Rutherford Appleton Laboratory, Didcot, OX11 0QX, UK (Braga, D.; Thomas, S.)
Abstract	We have designed a read-out ASIC for nuclear decay spectroscopy as part of the AIDA project — the Advanced Implantation Detector Array. AIDA will be installed in experiments at the Facility for Antiproton and Ion Research in GSI, Darmstadt. The AIDA ASIC will measure the signals when unstable nuclei are implanted into the detector, followed by the much smaller signals when the nuclei subsequently decay. Implant energies can be as high as 20GeV; decay products need to be measured down to 25keV within just a few microseconds of the initial implants. The ASIC uses two amplifiers per detector channel, one covering the 20GeV dynamic range, the other selectable over a 20MeV or 1GeV range. The amplifiers are linked together by bypass transistors which are normally switched off. The arrival of a large signal causes saturation of the low-energy amplifier and a fluctuation of the input voltage, which activates the link to the high-energy amplifier. The bypass transistors switch on and the input charge is integrated by the high-energy amplifier. The signal is shaped and stored by a peak-hold, then read out on a multiplexed output. Control logic resets the amplifiers and bypass circuit, allowing the low-energy amplifier to measure the subsequent decay signal. We present simulations and test results, demonstrating the AIDA ASIC operation over a wide range of input signals.
Starting Page	1
Ending Page	5
File Size	1957736
Page Count	5
File Format	PDF
ISBN	9781457709258
e-ISBN	9781457709272
DOI	10.1109/ANIMMA.2011.6172853
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2011-06-06
Publisher Place	Belgium
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Application specific integrated circuits Multiplexing Spectroscopy ASIC Capacitors Nuclear Physics Detectors Implants Front-end electronics Preamplifiers Switching circuits
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

AIDA: A 16-channel amplifier ASIC to read out the advanced implantation detector array for experiments in nuclear decay spectroscopy

A CMOS 0.13μm read-out front-end for Triple-Gas-Electron-Multiplier detectors

A Double-Gain, Large Dynamic Range Front-end ASIC With A/D Conversion for Silicon Detectors Read-Out

CATIROC, a multichannel front-end ASIC to read out the 3″ PMTs (SPMT) system of the JUNO experiment

GEMINI: A triple-GEM detector read-out mixed-signal ASIC in 180nm CMOS

GEMINI, a CMOS 180 nm mixed-signal 16-channel ASIC for Triple-GEM detectors readout

A 16 channel ASIC for silicon drift chamber read out

SENSROC4: An multichannel low-noise front-end readout ASIC dedicated to CZT detectors for PET imaging

Time-Variant Front-End Read-Out Electronics for High-Data-Rate Detectors

AIDA: A 16-channel amplifier ASIC to read out the Advanced Implantation Detector Array for experiments in nuclear decay spectroscopy

Similar Documents

AIDA: A 16-channel amplifier ASIC to read out the advanced implantation detector array for experiments in nuclear decay spectroscopy

A CMOS 0.13μm read-out front-end for Triple-Gas-Electron-Multiplier detectors

A Double-Gain, Large Dynamic Range Front-end ASIC With A/D Conversion for Silicon Detectors Read-Out

CATIROC, a multichannel front-end ASIC to read out the 3″ PMTs (SPMT) system of the JUNO experiment

GEMINI: A triple-GEM detector read-out mixed-signal ASIC in 180nm CMOS

GEMINI, a CMOS 180 nm mixed-signal 16-channel ASIC for Triple-GEM detectors readout

A 16 channel ASIC for silicon drift chamber read out

SENSROC4: An multichannel low-noise front-end readout ASIC dedicated to CZT detectors for PET imaging

Time-Variant Front-End Read-Out Electronics for High-Data-Rate Detectors

AIDA: A 16-channel amplifier ASIC to read out the Advanced Implantation Detector Array for experiments in nuclear decay spectroscopy