NDLI: Framework for co-simulation of signal and power integrity in server systems

Content Provider	IEEE Xplore Digital Library
Author	Winkel, T. Harrer, H. Strach, T. Rimolo-Donadio, R. Kwark, Y. Xiaomin Duan Schuster, C.
Copyright Year	2012
Description	Author affiliation: Technische Universität Hamburg-Harburg, Harburger Schlosstrasse 20, 21079 Hamburg, Germany (Xiaomin Duan; Schuster, C.) \|\| IBM Germany Research and Development, Schoenaicher Str. 220, 71032 Boeblingen, Germany (Winkel, T.; Harrer, H.; Strach, T.) \|\| IBM T. J. Watson Research Center, 1101 Kitchawan Road, Yorktown Heights, NY 10598, USA (Rimolo-Donadio, R.; Kwark, Y.)
Abstract	Considerations for comprehensive simulation and analysis of high-speed links in complex server systems are discussed in this work. A framework that considers the interactions between multiple signals and the power distribution network is described. In the last section, the nature of the interactions between power and signal domains is analyzed by means of a simplified scenario at board level.
Starting Page	21
Ending Page	24
File Size	536455
Page Count	4
File Format	PDF
ISBN	9781467325394
e-ISBN	9781467325387
e-ISBN	9781467325370
DOI	10.1109/EPEPS.2012.6457834
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2012-10-21
Publisher Place	USA
Access Restriction	Subscribed
Rights Holder	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Subject Keyword	Noise Integrated circuit modeling Couplings Numerical models Scattering parameters Packaging signal integrity high-speed links interconnects power integrity server systems
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Signal-power integrity co-simulations of high speed systems via chip-package-PCB co-analysis methodology

Fast estimation of high-speed signal integrity for coupled PCB interconnects

Signal integrity for high speed digital design

Power plane noise coupling to high speed signals

Time-domain adjoint sensitivity of high-speed interconnects

Power supply noise investigation of a multilayered IC package: full wave simulation and model validation

Simulation models for signal integrity analyses extracted from computed tomography scans — A case study for high-speed interconnects

Analytical model of power/ground noise coupling to signal traces in high-speed multi-layer packages or boards

Electrical Modeling and Circuit Simulation for SI Analysis of High-Speed FC-BGA

Framework for co-simulation of signal and power integrity in server systems

Similar Documents

Signal-power integrity co-simulations of high speed systems via chip-package-PCB co-analysis methodology

Fast estimation of high-speed signal integrity for coupled PCB interconnects

Signal integrity for high speed digital design

Power plane noise coupling to high speed signals

Time-domain adjoint sensitivity of high-speed interconnects

Power supply noise investigation of a multilayered IC package: full wave simulation and model validation

Simulation models for signal integrity analyses extracted from computed tomography scans — A case study for high-speed interconnects

Analytical model of power/ground noise coupling to signal traces in high-speed multi-layer packages or boards

Electrical Modeling and Circuit Simulation for SI Analysis of High-Speed FC-BGA

Framework for co-simulation of signal and power integrity in server systems