NDLI: Exploiting clock skew scheduling for FPGA

Content Provider	IEEE Xplore Digital Library
Author	Sungmin Bae Mangalagiri, P. Vijaykrishnan, N.
Copyright Year	2009
Description	Author affiliation: CSE Department, Pennsylvania State University, University Park, 16801, USA (Sungmin Bae; Mangalagiri, P.; Vijaykrishnan, N.)
Abstract	Clock skew scheduling (CSS) is an effective technique to optimize clock period of sequential designs. However, these techniques are not effective in the presence of certain design structural constraints that limit the CSS. In this paper, we present an analysis of several design structural constraints that affect the CSS and propose techniques to resolve these constraints. Furthermore, we propose a CSS FPGA architecture and a novel clock-period optimization (CPO) flow that tackles some of these constraints by exploiting the re-configurability of FPGAs. Experimental results demonstrate that the proposed FPGA architecture with the CPO flow achieved an average performance improvement of 24.4% which was an average performance improvement of 10.7% over the CPO flow without considering the constraints.
Starting Page	1524
Ending Page	1529
File Size	359865
Page Count	6
File Format	PDF
ISBN	9781424437818
ISSN	15301591
Language	English
Publisher	Institute of Electrical and Electronics Engineers, Inc. (IEEE)
Publisher Date	2009-04-20
Publisher Place	France
Access Restriction	Subscribed
Rights Holder	European Design Automation Association (EDAA)
Subject Keyword	Clocks Field programmable gate arrays Design optimization Cascading style sheets Delay Constraint optimization Scheduling Timing Pipelines Hardware
Content Type	Text
Resource Type	Article

Sl.	Authority	Responsibilities	Communication Details
1	Ministry of Education (GoI), Department of Higher Education	Sanctioning Authority	https://www.education.gov.in/ict-initiatives
2	Indian Institute of Technology Kharagpur	Host Institute of the Project: The host institute of the project is responsible for providing infrastructure support and hosting the project	https://www.iitkgp.ac.in
3	National Digital Library of India Office, Indian Institute of Technology Kharagpur	The administrative and infrastructural headquarters of the project	Dr. B. Sutradhar bsutra@ndl.gov.in
4	Project PI / Joint PI	Principal Investigator and Joint Principal Investigators of the project	Dr. B. Sutradhar bsutra@ndl.gov.in Prof. Saswat Chakrabarti will be added soon
5	Website/Portal (Helpdesk)	Queries regarding NDLI and its services	support@ndl.gov.in
6	Contents and Copyright Issues	Queries related to content curation and copyright issues	content@ndl.gov.in
7	National Digital Library of India Club (NDLI Club)	Queries related to NDLI Club formation, support, user awareness program, seminar/symposium, collaboration, social media, promotion, and outreach	clubsupport@ndl.gov.in
8	Digital Preservation Centre (DPC)	Assistance with digitizing and archiving copyright-free printed books	dpc@ndl.gov.in
9	IDR Setup or Support	Queries related to establishment and support of Institutional Digital Repository (IDR) and IDR workshops	idr@ndl.gov.in

Clock skew scheduling for timing speculation

PGR: Period and glitch reduction via clock skew scheduling, delay padding and GlitchLess

A fast incremental clock skew scheduling algorithm for slack optimization

Clock period optimization technique using multiple clocking domains

Thermal Gradient Aware Clock Skew Scheduling for FPGAs

Latch-Based Performance Optimization for FPGAs

Balanced Scheduling and Operation Chaining in High-Level Synthesis for FPGA Designs

Characterisation of FPGA Clock Variability

A comparing study of technology mapping for FPGA

Exploiting clock skew scheduling for FPGA

Similar Documents

Clock skew scheduling for timing speculation

PGR: Period and glitch reduction via clock skew scheduling, delay padding and GlitchLess

A fast incremental clock skew scheduling algorithm for slack optimization

Clock period optimization technique using multiple clocking domains

Thermal Gradient Aware Clock Skew Scheduling for FPGAs

Latch-Based Performance Optimization for FPGAs

Balanced Scheduling and Operation Chaining in High-Level Synthesis for FPGA Designs

Characterisation of FPGA Clock Variability

A comparing study of technology mapping for FPGA

Exploiting clock skew scheduling for FPGA